

# Biographical Sketch - Eby G. Friedman

## Contact Information

Department of Electrical and Computer Engineering  
Computer Studies Building 420  
University of Rochester  
P.O. Box 270231  
Rochester, New York 14627

Phone: (585) 275-1022 Fax: (585) 275-2073 Email: [friedman@ece.rochester.edu](mailto:friedman@ece.rochester.edu)  
URL: <http://www.ece.rochester.edu/~friedman>

## Education

Ph. D. Electrical Engineering	1985-1989	University of California	Irvine, California
M. S. Electrical Engineering	1979-1981	University of California	Irvine, California
B. S. Electrical Engineering	1975-1979	Lafayette College	Easton, Pennsylvania

## Professional Experience

University of Rochester, Dept of Electrical and Computer Engineering, Rochester, New York

Distinguished Professor, 2002 to present

Professor, 1998 to 2002

Director, Center for Electronic Imaging Systems (CEIS), '99 to '08

direct center for the research and technology transfer of imaging technologies and microelectronics circuits into large and small corporate commercial applications

Director, High Performance VLSI/IC Design and Analysis Laboratory, '91 to present

research and teaching in the areas of high performance VLSI/IC design and

analysis with emphasis on technology issues and their system applications

Associate Professor, 1991 to 1995, With unlimited tenure - 1995 to 1998

Technion - Israel Institute of Technology, Faculty of Electrical Engineering

Visiting Professor, 2005 to present

Co-Director, Advanced Circuits Research Center (ACRC) - 2011 to present

Member, Board of Governors - 2017 to present

Hughes Aircraft Company, Technology Center, Carlsbad, California

Department Manager, 1988-1991

Section Head, 1984-1988

Technical Supervisor, 1983-1984

designed specialized high performance VHSIC and VLSI integrated circuits

principal investigator developing applied R & D in high performance circuit design techniques and methodologies

managed design and test organization responsible for developing high performance digital and analog CMOS and BIMOS integrated circuits from behavioral specification to pattern generation and functional/parametric test

Hughes Aircraft Company, LSI Center, Newport Beach, California  
 Project Engineer, 1982-1983  
 Member of Technical Staff, 1979-1982  
 designed and managed product oriented integrated circuits used in a variety of applications

N. V. Philips Gloeilampen Fabrieken, Eindhoven, The Netherlands  
 Engineer-in-Training, 1978  
 research performed on experimental differential amplifier circuit used in the restoration of color television signals

### **Honors and Awards**

IEEE Circuits and Systems Mac Van Valkenburg Award	2018
"For technical leadership in high performance integrated circuit design"	
Member, Board of Governors, Technion - Institute of Technology	2017
University of California, Irvine Engineering Hall of Fame	2016
IEEE Circuits and Systems Society Guillemain-Cauer Best Paper Award	2015
Hilda and Hershel Rich Technion Innovation Award	2014
IEEE Circuits and Systems Charles A. Desoer Technical Achievement Award	2013
"For technical leadership in circuit and interconnect design techniques and methodologies in clock, power, and signal delivery for two- and three-dimensional integrated systems"	
Sanford Kaplan Prize for Creative Management in High Tech in the 21st Century	2013
IEEE Circuits and Systems Society VLSI Transactions Best Paper Award	2012
Recognition of Service Award in Appreciation for Contributions to ACM	2007
GRC Inventor Recognition Award	2007
Technology Transfer Award for Outstanding New York State Economic Impact	2006
William H. Riker University Award for Excellence in Graduate Teaching	2005
Best Paper Award for IEEE/ACM Great Lakes Symposium on VLSI	2005
IEEE CAS Achievement Award	2004
Best Paper Finalist - IEEE Int. Conference on Electronics, Circuits and Systems	2004
Fulbright Scholar	2000-2001
Distinguished Lecturer of the IEEE CAS Society	2000-2001
IEEE Fellow	2000
"For contributions to high performance circuit design and VLSI-based synchronous systems."	
IBM University Research Award	1997
Outstanding Chapter Chairman for IEEE Rochester section	1996
University of Rochester Engineering College Teaching Excellence Award	1994
DoD Augmentation Award for Science and Engineering Research Training	1993
NSF Research Initiation Award	1992
Senior Member of IEEE	1990
Howard Hughes Doctoral Fellowship	1986-1989
(1 <sup>st</sup> Doctoral Fellow "Department Manager" in history of Hughes Aircraft Company)	
Howard Hughes Masters Fellowship	1980-1981

## Professional Activities and Service

### Journals and Transactions

Editor-in-Chief	<i>Microelectronics Journal</i> - '14 to present <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> - '01 to '02
Regional Editor	<i>Journal of Circuits, Systems, and Computers</i> (US Regional Editor) - '99 to '13
Associate Editor	<i>IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</i> - '93 to '95 (Topic area: Digital VLSI Circuits and Signal Processing) <i>Analog Integrated Circuits and Signal Processing</i> - '95 to present <i>IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</i> - '99 to '01 (Topic area: VLSI Digital Circuits and Signal Processing) <i>Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology / Signal Processing Systems</i> - '01 to 2015 <i>Proceedings of the IEEE</i> - 2002 to 2004 <i>Microelectronics Journal</i> - 2004 to 2014 <i>Journal of Low Power Electronics</i> - 2004 to present <i>Journal of Low Power Electronics and Applications</i> - 2010 to present <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> - 2011 to 2015

### Professional Society Committees and Associations

Officer	The VLSI Systems and Applications Technical Committee (VSATC) of the IEEE Circuits and Systems Society (Secretary, '93-'94, Chair, '95-'96) IEEE Rochester Section, Electron Device Society Chapter (Treasurer, '92-'93, Secretary, '93-'94, Vice-Chair, '94-'95, Chair, '95-'96) IEEE Circuits and Systems Society Liaison to Solid-State Circuits Society -'97-'00 IEEE Circuits and Systems Darlington and Guillemain-Cauer Awards (Chair, '97) IEEE Circuits and Systems Board of Governors (CAS BoG) - '98 - '04 IEEE Circuits and Systems Publications Steering Committee - '98, '99, '00 CAS Industrial Pioneer Award Committee (Chair, '01) CAS Society IEEE Fellow Committee (Chair, '06). Member, '07, '12 CAS Society Van Valkenburg Award Committee (Chair, '12)
---------	--

## Publications and Presentations

### Authored Books

1. V. F. Pavlidis, I. Savidis, and E. G. Friedman, *Three-Dimensional Integrated Circuit Design, 2nd Edition*, Morgan Kaufmann, 2017, ISBN # 978-0124105010.
2. I. P. Vaisband, R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Köse, and E. G. Friedman, *On-Chip Power Delivery and Management, 4th Edition*, Springer, 2016, ISBN-13: 978-3319293936 ISBN-10: 3319293931.
3. E. Salman and E. G. Friedman, *High Performance Integrated Circuit Design*, 716 pp., McGraw-

Hill Publishers, 2012, ISBN-10: 0071635769, ISBN-13: 978-0071635769. Chinese translation by Publishing House of Electronics Industry, 2015, Chinese ISBN # 978-7-121-25090-3.

4. J. Rosenfeld and E. G. Friedman, *On-Chip Resonance in Nanoscale Integrated Circuits: Design and Analysis Methodologies for Advanced Data, Clock, and Power Generation Networks*, Lambert Academic Publishing, 2012, ISBN 978-3659259463.

5. R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Kose, and E. G. Friedman, *Power Distribution Networks with On-Chip Decoupling Capacitors, Second Edition*, 618 pp., Springer, 2011, ISBN # 978-1-4419-7870-7. Chinese translation by China Machine Press, 2014, Chinese ISBN # 978-7-111-44929-4.

6. D. Velenis and E. G. Friedman, *Delay Uncertainty in High Performance Clock Distribution Networks Issues and Solutions*, Lambert Academic Publishing, 2009, ISBN 978-3-8383-2715-0.

7. M. El-Moursy and E. Friedman, *On-Chip Inductive Interconnect Design Methodologies*, VDM Verlag Dr. Muller Aktiengesellschaft & Company, 2009, ISBN 978-3-639-15724-6.

8. I. S. Kourtev, B. Taskin, and E. G. Friedman, *Timing Optimization Through Clock Skew Scheduling*, Second Edition, 265 pp., Springer Science+Business Media, 2009, ISBN # 978-0-387-71055-6.

9. V. F. Pavlidis and E. G. Friedman, *Three-Dimensional Integrated Circuit Design*, Morgan Kaufmann, 2009, ISBN # 978-0-12-374343-5. Chinese translation by China Machine Press, 2013, Chinese ISBN # 978-7-111-43351-4.

10. M. Popovich, A. Mezhiba and E. G. Friedman, *Power Distribution Networks with On-Chip Decoupling Capacitors*, 515 pp., Springer Verlag, 2008, ISBN # 978-0-387-71600-8.

11. V. Kursun and E. G. Friedman, *Multi-Voltage CMOS Circuit Design*, 225 pp., West Sussex, England: John Wiley & Sons Press, 2006, ISBN # 0-470-01023-1. Chinese translation by China Machine Press, 2008, Chinese ISBN # 978-7-111-23864-5.

12. A. V. Mezhiba and E. G. Friedman, *Power Distribution Networks in High Speed Integrated Circuits*, 280 pp., Norwell, Massachusetts: Kluwer Academic Publishers, 2004, ISBN # 1-4020-7534-0.

13. Y. I. Ismail and E. G. Friedman, *On-Chip Inductance in High Speed Integrated Circuits*, 303 pp., Norwell, Massachusetts: Kluwer Academic Publishers, 2001, ISBN # 0-7923-7293-X.

14. I. S. Kourtev and E. G. Friedman, *Timing Optimization Through Clock Skew Scheduling*, 194 pp., Norwell, Massachusetts: Kluwer Academic Publishers, 2000, ISBN # 0-7923-7796-6.

#### **Edited Books**

1. M. A. Bayoumi and E. G. Friedman (Eds.), *Proceedings of the 2000 IEEE Workshop on Signal Processing Systems Design and Implementation*, 839 pp., IEEE Press, 2000, ISBN # 0-7803-6488-0.

2. J. J. Becerra and E. G. Friedman (Eds.), *Analog Design Issues in Digital VLSI Circuits and Systems*, 157 pp., Norwell, Massachusetts: Kluwer Academic Publishers, 1997, ISBN # 0-7923-9950-1.

3. E. G. Friedman (Ed.), *High Performance Clock Distribution Networks*, 164 pp., Norwell,

Massachusetts:Kluwer Academic Publishers, 1997, ISBN # 0-7923-9967-6.

4. E. G. Friedman (Ed.), *Clock Distribution Networks in VLSI Circuits and Systems*, 525 pp., Piscataway, New Jersey:IEEE Press, 1995, ISBN # 978-1-4419-7618-5.

### Book Chapters

1. B. Vaisband and E. G. Friedman, "TSV-to-Substrate Noise Coupling in 3D Systems," *Noise Coupling in System-on-Chip*, T. Noulis, CRC Press, Chapter 3, pp. 45 - 61, 2018, ISBN # 978-1-4987-9677-4.

2. B. Vaisband and E. G. Friedman, "3D IC Floorplanning Based on Thermal Interactions," *Noise Coupling in System-on-Chip*, T. Noulis, CRC Press, Chapter 11, pp. 325 - 341, 2018, ISBN # 978-1-4987-9677-4.

3. I. Vaisband and E. G. Friedman, "Secure Power Management and Delivery Within Intelligent Power Networks On-Chip," *Green Photonics and Electronics*, G. Eisenstein and D. Bimberg (Eds.), Springer, pp. 173 - 201, 2017, ISBN # 978-3-319-67001-0.

4. V. F. Pavlidis and E. G. Friedman, "Physical Analysis of NoC Topologies for 3-D Integrated Systems," *3D Integration for NoC-based SoC Architectures*, A. Sheibanyrad, F. Petrot, and A. Jantsch, (Eds.), Springer, pp. 89 - 114, 2011, ISBN # 978-1-4419-7617-8.

5. V. F. Pavlidis and E. G. Friedman, "Physical Design Issues in 3-D Integrated Technologies," *VLSI-SoC: Design Methodologies for SoC and SiP*, C. Piguet, R. Reis, and D. Soudris, (Eds.), Springer, pp. 1 - 21, 2010, ISBN # 978-3-642-12266-8.

6. I. Savidis and E. G. Friedman, "Physical Design Trends for Interconnects," *On-Chip Communication Architectures System on Chip Interconnect*, S. Pasricha and N. Dutt, Morgan Kaufmann Publishers, Elsevier, Chapter 11, pp. 403 - 437, 2008, ISBN # 978-0-12-373892-9.

7. N. Nelson, G. Briggs, M. Haurylau, G. Chen, H. Chen, E. G. Friedman, P. M. Fauchet, and D. H. Albonesi, "Alleviating Thermal Constraints while Maintaining Performance via Silicon-Based On-Chip Optical Interconnects," *Unique Chips and Systems*, E. John and J. Rubio (Eds.), CRC Press, Taylor & Francis Group, LLC, Chapter 14, pp. 339 - 355, 2008, ISBN # 978-1-4200-5174-2.

8. I. S. Kourtev, B. Taskin, and E. G. Friedman, "System Timing," *The VLSI Handbook*, Second Edition, W. K. Chen (Ed.), Boca Raton, Florida: CRC Press, Taylor & Francis Group, LLC, Chapter 50, pp. 50-3 - 50-43, 2007, ISBN # 0-8493-4199-X.

9. I. S. Kourtev and E. G. Friedman, "Clock Skew Scheduling for Improved Reliability," *The Electrical Engineering Handbook*, W.-K. Chen (Editor-in-Chief), Elsevier Academic Press, Chapter III.4, pp. 231-262, 2005, ISBN # 0-12-170960-4.

10. M. A. El-Moursy and E. G. Friedman, "Design Methodologies for On-Chip Inductive Interconnect," *Interconnect-Centric Design for Advanced SoC and NoC*, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch (Eds.), Norwell, Massachusetts:Kluwer Academic Publishers, Chapter 4, pp. 85-124, 2004, ISBN # 1-4020-7835-8.

11. M. A. El-Moursy and E. G. Friedman, "Optimizing Inductive Interconnect for Low Power," *System-on-Chip for Real-Time Applications*, W. Badawy and G. A. Jullien (Eds.), Norwell, Massachusetts:Kluwer Academic Publishers, Section 9.2, pp. 380-391, 2003, ISBN # 1-4020-7254-6.
12. A. V. Mezhiba and E. G. Friedman, "Trade-offs in CMOS VLSI Circuits," *Trade-offs in Analog Circuit Design The Designer's Companion*, C. Toumazou, G. Moschytz, and B. Gilbert (Eds.), Dordrecht, The Netherlands:Kluwer Academic Publishers, Chapter 3, pp. 75-114, 2002, ISBN # 1-4020-7037-3.
13. I. S. Kourtev and E. G. Friedman, "System Timing," *The VLSI Handbook*, W. K. Chen (Ed.), Boca Raton, Florida:IEEE Press/CRC Press LLC, Chapter 47, pp. 47-1 - 47-32, 1999, ISBN # 0-8493-8593-8 and *Memory, Microprocessors, and ASIC*, Boca Raton, Florida: CRC Press, Chapter 1, pp. 1-1 - 1-31, 2003, ISBN # 0-8493-1737-1.
14. E. G. Friedman, "Introduction Clock Distribution Networks in VLSI Circuits and Systems," *Clock Distribution Networks in VLSI Circuits and Systems*, E. G. Friedman (Ed.), New Jersey:IEEE Press, pp. 1-36, 1995, ISBN # 0-7803-1058-6. Also published in *High-Performance System Design*, V. G. Oklobdzija (Ed.), New Jersey:IEEE Press, pp. 270-305, 1999, ISBN # 0-7803-4716-1.
15. E. G. Friedman and J. H. Mulligan, Jr., "Pipelining and Clocking of High Performance Synchronous Digital Systems," *VLSI Signal Processing Technology*, M. A. Bayoumi and E. E. Swartzlander, Jr. (Eds.), Norwell, Massachusetts:Kluwer Academic Publishers, Chapter 4, pp. 97-133, 1994, ISBN 0-7923-9490-9.

#### **Refereed Journal Papers**

0. B. Vaisband and E. G. Friedman, " Heterogeneous 3-D ICs as a Platform for Hybrid Energy Harvesting in IoT Systems," *Future Generation Computer Systems*, Vol. 87, pp. 152 - 158, 2018.
1. B. Vaisband, A. Maurice, C. W. Tan, B. K. Tay, and E. G. Friedman, "Electrical and Thermal Models of CNT TSV and Graphite Interface," *IEEE Transactions on Electron Devices*, Volume 65, Issue 5, pp. 1880 - 1886, May 2018.
2. A. Ciprut, E. G. Friedman, "Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays with Selectors," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 26, No. 4, pp. 711 - 719, April 2018.
3. K. Xu, R. Patel, P. Raghavan, and E. G. Friedman, "Exploratory Design of On-Chip Power Delivery for 14, 10, and 7 nm and Beyond FinFET ICs," *Integration, The VLSI Journal*, Volume 61, pp. 11 - 19, 2018.
4. Y. Zhang, X. Wang, E. G. Friedman, "Memristor-Based Circuit Design for Multilayer Neural Networks," *IEEE Transactions on Circuits and Systems I: Regular Papers*, Volume 65, Number 2, pp. 677 - 686, February 2018.
5. G. Krylov and E. G. Friedman, "Design for Testability of SFQ Circuits," *IEEE Transactions on*

*Applied Superconductivity*, Vol. 27, Issue 8, pp. 1051 - 1057 (1302307), December 2017.

6. A. Shapiro and E. G. Friedman, "Interconnect Delay Model for Wide Supply Voltage Range Repeater Insertion in Sub-22 nm FinFET Technologies," *Journal of Low Power Electronics*, Vol. 13, No. 3, pp. 395 - 401, September 2017.

7. Y. Zhang, L. Yi, X. Wang, and E. G. Friedman, "Synaptic Characteristics of Ag/AgInSbTe/Ta-Based Memristor for Pattern Recognition Applications," *IEEE Transactions on Electron Devices*, Vol. 64, No. 4, pp. 1806 - 1811, April 2017.

8. Y. Zhang, X. Wang, Y. Li, and E. G. Friedman, "Memristive Model for Synaptic Circuits," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 64, Issue 7, pp. 767 - 771, July 2017.

9. A. Ciprut and E. G. Friedman, "Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 25, No. 1, pp. 286 - 293, January 2017.

10. B. Vaisband and E. G. Friedman, "Hexagonal TSV Bundle Topology for 3-D ICs" *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 64, No. 1, pp. 11 - 15, January 2017.

11. M. Kazemi, G. E. Rowlands, S. Shi, R. A. Buhrman, and E. G. Friedman, "All-Spin-Orbit Switching of Perpendicular Magnetization," *IEEE Transactions on Electron Devices*, Vol. 63, No. 11, pp. 4499 - 4505, November 2016.

12. B. Vaisband and E. G. Friedman, "Noise Coupling Models in Heterogeneous 3-D ICs," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 8, pp. 2778 - 2786, August 2016.

13. I. Vaisband and E. G. Friedman, "Stability in Distributed Power Delivery Networks," *IEEE Transactions on Power Electronics*, Vol. 31, No. 28, pp. 5625 - 5633, August 2016.

14. I. Savidis, B. Ciftcioglu, J. Xu, J. Hu, M. Jain, R. Berman, J. Xue, P. Liu, D. Moore, G. Wicks, M. Huang, H. Wu, and E. G. Friedman, "Heterogeneous 3-D Circuits: Integrating Free-Space Optics with CMOS," *Microelectronics Journal*, Volume 50, pp. 66 - 75, April 2016.

15. A. E. Shapiro, F. Atallah, K. Kim, J. Jeong, J. Fischer, and E. G. Friedman, "Adaptive Power Gating of 32-Bit Kogge Stone Adder." *Integration, the VLSI Journal*, Volume 53, pp. 80 - 87, March 2016.

16. Y. Bai, Y. Song, M. N. Bojnordi, A. Shapiro, E. Ipek and E. G. Friedman, "Back To the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 4, pp. 1266 - 1279, April 2016.

17. M. Kazemi, G. E. Rowlands, E. Ipek, R. A. Buhrman, and E. G. Friedman, "Compact Model for Spin-Orbit Magnetic Tunnel Junctions," *IEEE Transactions on Electron Devices*, Vol. 63, No. 2, pp. 848 - 855, February 2016.

18. J. Wang, N. Gong, and E. G. Friedman, "PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low Power Microprocessors," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 2, pp. 613 - 624, February 2016.
19. A. Shapiro and E. G. Friedman, "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 2, pp. 774 - 778, February 2016.
20. R. Patel, X. Guo, Q. Guo, E. Ipek, and E. G. Friedman, "Reducing Switching Latency and Energy in STT-MRAM with Field-Assisted Writing," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 1, pp. 129 - 138, January 2016.
21. K. Xu and E. G. Friedman, "Scaling Trends of Power Noise in 3-D ICs," *Integration, the VLSI Journal*, Volume 51, pp. 139 - 148, 2015.
22. M. Kazemi, E. Ipek, and E. G. Friedman, "Energy Efficient Nonvolatile Flip Flop with Subnanosecond Data Backup Time for Fine Grain Power Gating," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 62, No. 12, pp. 1154 - 1158, December 2015.
23. I. Savidis, B. Vaisband, and E. G. Friedman, "Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 23, No. 10, pp. 2077 - 2089, October 2015.
24. Q. Guo, X. Guo, Y. Bai, R. Patel, E. Ipek, and E. G. Friedman, "Resistive TCAM Systems for Data-Intensive Computing," *IEEE Micro*, pp. 62 - 71, September/October 2015.
25. R. Patel, S. Kvatinsky, E. G. Friedman, and A. Kolodny, "Multistate Register Based on Resistive RAM," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 23, No. 9, pp. 1750 - 1759, September 2015.
26. S. Kvatinsky, M. Ramadan, E. G. Friedman, and A. Kolodny, "VTEAM – A General Model for Voltage Controlled Memristors," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 62, No. 8, pp. 786 - 790, August 2015.
27. I. Vaisband, B. Price, S. Kose, Y. Kolla, E. G. Friedman, and J. Fischer, "Distributed LDO Regulators in a 28 nm Power Delivery System," *Analog Integrated Circuits and Signal Processing*, Volume 83, Issue 3, pp. 295 - 309, 2015.
28. I. Vaisband and E. G. Friedman, "Energy Efficient Clustering of On-Chip Power Delivery Systems," *Integration, the VLSI Journal*, Volume 48, pp. 1 - 9, 2015.
29. I. Vaisband, A. Mahmood, E. G. Friedman, and S. Kose, "Digitally Controlled Pulse Width Modulator for On-Chip Power Management," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 22, No. 12, pp. 2527-2534, December 2014.
30. Y. Levy, J. Bruck, Y. Cassuto, E. G. Friedman, A. Kolodny, E. Yaakobi, and S. Kvatinsky, "Logic Operations in Memory Using a Memristive Akers Array," *Microelectronics Journal*, Volume 45, Is-

sue 11, pp. 1429 - 1437, November 2014.

31. M. Kazemi, E. Ipek, and E. G. Friedman, "Adaptive Compact Magnetic Tunnel Junction Model," *IEEE Transactions on Electron Devices*, Vol. 61, No. 11, pp. 3883-3891, November 2014.

32. S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "MAGIC - Memristor-Aided Logic," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 61, No. 1, pp. 895 - 899, November 2014.

33. S. Kvatinsky, N. Wald, G. Satat, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 22, No. 10, pp. 2054-2066, October 2014.

34. A. Shapiro and E. G. Friedman, "MOS Current Mode Logic Near Threshold Circuits," *Journal on Low Power Electronics and Applications*, Volume 4, pp. 138 - 152, 2014.

35. R. Patel, E. Ipek, and E. G. Friedman, "2T - 1R STT-MRAM Memory Cells for Enhanced Sense Margin and On/Off Current Ratio," *Microelectronics Journal*, Volume 45, Issue 2, pp. 133 - 143, February 2014.

36. S. Kvatinsky, Y. H. Nacson, Y. Etsion, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-Based Multithreading," *IEEE Computer Architecture Letters*, Vol. 13, No. 1, pp. 41 - 44, January-June 2014.

37. I. Vaisband and E. G. Friedman, "Heterogeneous Methodology for Energy Efficient Distribution of On-Chip Power Supplies," *IEEE Transactions on Power Electronics*, Volume 28, Issue 9, pp. 4267 - 4280, September 2013.

38. A. Abdelhadi, R. Ginosar, A. Kolodny, and E. G. Friedman, "Timing-Driven Variation-Aware Synthesis of Hybrid Mesh/Tree Clock Distribution Networks" *Integration, the VLSI Journal*, Volume 46, Issue 4, pp. 382 - 391, September 2013.

39. S. Ge and E. G. Friedman, "Data Bus Swizzling in TSV-Based Three-Dimensional Integrated Circuits," *Microelectronics Journal*, Volume 44, Issue 8, pp. 696 - 705, August 2013.

40. R. Jakushokas and E. G. Friedman, "Power Network Optimization Based on Link Breaking Methodology," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 21, No. 5, pp. 983 - 987, May 2013.

41. S. Kose, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "Active Filter-Based Hybrid On-Chip DC-DC Converter for point-of-Load Voltage Regulation," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 21, No. 4, pp. 680 - 691, April 2013.

42. I. Savidis, S. Kose, and E. G. Friedman, "Power Noise in TSV-Based 3-D Integrated Circuits," *IEEE Journal of Solid-State Circuits*, Vol. 48, No. 2, pp. 587-597, February 2013.

43. S. Kvatinsky, E. G. Friedman, A. Kolodny, and Uri C. Weiser, "TEAM: ThrEshold Adaptive Memristor Model," *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 60, No. 1,

pp. 211 - 221, January 2013.

44. S. Kose and E. G. Friedman, "Distributed On-Chip Power Delivery," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, Vol. 2, No. 4, pp. 704-713, December 2012.

45. V. Vishnyakov, A. Kolodny, and E. G. Friedman, "Multi-Aggressor Capacitive and Inductive Coupling Noise Modeling and Mitigation," *Microelectronics Journal*, Volume 43, Issue 4, pp. 236 - 243, April 2012.

46. S. Kose and E. G. Friedman, "Efficient Algorithms for Fast IR Drop Analysis Exploiting Locality," *Integration, the VLSI Journal*, Vol. 45, No. 2, pp. 149-161, March 2012.

47. E. Salman and E. G. Friedman, "Utilizing Interdependent Timing Constraints to Enhance Robustness in Synchronous Circuits," *Microelectronics Journal*, Volume 43, Issue 2, pp. 119 - 127, February 2012.

48. B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savidis, M. Jain, D. Moore, M. Huang, E. G. Friedman, G. Wicks, and H. Wu, "3-D Integrated Heterogeneous Intra-Chip Free-Space Optical Interconnect," *Optics Express*, Volume 20, Issue 4, pp. 4331 - 4345, February 13, 2012.

49. V. F. Pavlidis, I. Savidis, and E. G. Friedman, "Clock Distribution Networks for 3-D Integrated Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 12, pp. 2256 - 2268, December 2011.

50. S. Kose and E. G. Friedman, "Effective Resistance of a Two Layer Mesh," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 58, No. 11, pp. 739 - 743, November 2011.

51. J. Rosenfeld and E. G. Friedman, "Linear and Switch-Mode Conversion in 3-D Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 11, pp. 2095 - 2108, November 2011.

52. S. Kose, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 8, pp. 1458 - 1468, August 2011.

53. I. Vaisband, E. G. Friedman, R. Ginosar, and A. Kolodny, "Low Power Clock Network Design," *Journal of Low Power Electronics and Applications*, pp. 219-246, 2011.

54. J. Rosenfeld and E. G. Friedman, "A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* Vol. 19, No. 6, pp. 1075-1085, June 2011.

55. R. Jakushokas and E. G. Friedman, "Multi-Layer Interdigitated Power Distribution Networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 5, pp. 774 - 786, May 2011.

56. J. Wang, I. Savidis, and E. G. Friedman, "Thermal Analysis of Oxide-Confined VCSEL Arrays,"

*Microelectronics Journal*, Volume 42, pp. 820 - 825, 2011.

57. B. Ciftcioglu, R. Berman, J. Zhang, Z. Darling, S. Wang, J. Hu, J. Xue, A. Garg, M. Jain, I. Savidis, D. Moore, M. Huang, E. G. Friedman, G. Wicks, and H. Wu, "A 3-D Integrated Intra-Chip Free-Space Optical Interconnect for Many-Core Chips," *IEEE Photonics Technology Letters*, Vol. 23, No. 3, pp. 164-166, February 1, 2011.

58. R. Jakushokas and E. G. Friedman, "Resource Based Optimization for Simultaneous Shield and Repeater Insertion," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 18, No. 5, pp. 742-749, May 2010.

59. A. Morgenshtein, E. G. Friedman, R. Ginosar, and A. Kolodny, "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths with RC Interconnect," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 18, No. 5, pp. 689-696, May 2010. "Corrections to 'Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths with RC Interconnect'," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 18, No. 8, p. 1262, August 2010.

60. G. Chen and E. G. Friedman, "Transient Response of a Distributed RLC Interconnect based on a Direct Pole Extraction," *Journal of Circuits, Systems and Computers*, Volume 18, Number 7, pp. 1263-1285, November 2009.

61. E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, "Methodology For Efficient Substrate Noise Analysis in Large Scale Mixed-Signal Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 17, No. 10, pp. 1405-1418, October 2009.

62. E. Salman, E. G. Friedman, R. M. Secareanu, and O. L. Hartin "Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 17, No. 10, pp. 1559-1564, October 2009.

63. I. Savidis and E. G. Friedman, "Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance," *IEEE Transactions on Electron Devices*, Vol. 56, No. 9, pp. 1873-1881, September 2009.

64. R. Jakushokas and E. G. Friedman, "Inductance Model of Interdigitated Power and Ground Distribution Networks," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 56, No. 7, pp. 585-589, July 2009.

65. E. Salman, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, "Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance," *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 56, No. 5, pp. 997-1004, May 2009.

66. J. Rosenfeld and E. G. Friedman, "Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 17, No. 2, pp. 181-193, February 2009.

67. V. F. Pavlidis and E. G. Friedman, "Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits" *Proceedings of the IEEE*, Vol. 97, No.1, pp. 123-140, January 2009.
68. M. Popovich, E. G. Friedman, R. Secareanu, and O. L. Hartin, "Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 16, No. 12, pp. 1717-1721, December 2008.
69. V. F. Pavlidis and E. G. Friedman, "Timing Driven Via Placement Heuristics for 3-D ICs," *Integration, the VLSI Journal*, Volume 41, Issue 4, pp. 489 - 508, July 2008.
70. M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "On-Chip Power Distribution Grids with Multiple Supply Voltages for High Performance Integrated Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 16, No. 7, pp. 908-921, July 2008.
71. M. Popovich, M. Sotman, A. Kolodny, and E. G. Friedman, "Effective Radii of On-Chip Decoupling Capacitors," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 16, No. 7, pp. 894-907, July 2008.
72. G. Chen and E. G. Friedman, "Effective Capacitance of Inductive Interconnects for Short-Circuit Power Analysis," *IEEE Transactions on Circuits and Systems I: Brief Papers*, Vol. 55, No. 1, pp. 26-30, January 2008.
73. V. F. Pavlidis and E. G. Friedman, "3-D Topologies for Networks-on-Chip," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 15, No. 10, pp. 1081-1090, October 2007.
74. M. A. El-Moursy and E. G. Friedman, "Wire Shaping of RLC Interconnects," *Integration, the VLSI Journal*, Volume 40, Issue 4, pp. 461 - 472, July 2007.
75. G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonese, P. M. Fauchet, and E. G. Friedman, "Predictions of CMOS Compatible On-Chip Optical Interconnect," *Integration, the VLSI Journal*, Volume 40, Issue 4, pp. 434 - 446, July 2007.
76. E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E. G. Friedman, "Exploiting Setup-Hold Time Interdependency In Static Timing Analysis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 6, pp. 1114-1125, June 2007.
77. J. Rosenfeld and E. G. Friedman, "Design Methodology for Global Resonant H-Tree Clock Distribution Networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 15, No. 2, pp. 135-148, February 2007.
78. M. Haurylau, G. Chen, H. Chen, J. Zhang, N. A. Nelson, D. H. Albonese, E. G. Friedman, and P. M. Fauchet, "On-chip Optical Interconnect Roadmap: Challenges and Critical Directions," *IEEE Journal of Selected Topics in Quantum Electronics*, Vol. 12, No. 6, pp. 1699-1705, November/December 2006.

79. B. D. Andreev, E. L. Titlebaum, and E. G. Friedman, "Sizing CMOS Inverters with Miller Effect and Threshold Voltage Variations," *Journal of Circuits, Systems and Computers*, Volume 15, Number 3, pp. 437-454, June 2006.
80. J. Zhang and E. G. Friedman, "Crosstalk Modeling for Coupled *RLC* Interconnects with Application to Shield Insertion," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 14, No. 6, pp. 641-646, June 2006.
81. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Multi-Voltage Power Distribution Systems," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 14, No. 3, pp. 217-228, March 2006.
82. G. Chen and E. G. Friedman, "Low Power Repeaters Driving *RC* and *RLC* Interconnects with Delay and Bandwidth Constraints," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 14, No. 2, pp. 161-172, February 2006.
83. W. Xu and E. G. Friedman, "On-Chip Test Circuit for Measuring Substrate and Line-to-Line Coupling Noise," *IEEE Journal of Solid-State Circuits*, Vol. 41, No. 2, pp. 474-482, February 2006.
84. V. Kursun, V. K. De, E. G. Friedman, and S. G. Narendra, "Monolithic Voltage Conversion in Low-Voltage CMOS Technologies," *Microelectronics Journal*, Volume 36, Issue 9, pp. 863-867, September 2005.
85. W. Xu and E. G. Friedman, "Clock Feedthrough in CMOS Analog Transmission Gate Switches," *Analog Integrated Circuits and Signal Processing*, Volume 44, Number 3, pp. 271-281, September 2005.
86. M. A. El-Moursy and E. G. Friedman, "Exponentially Tapered H-Tree Clock Distribution Networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 13, No. 8, pp. 971-975, August 2005.
87. M. A. El-Moursy and E. G. Friedman, "Shielding Effect of On-Chip Interconnect Inductance," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 13, No. 3, pp. 396-400, March 2005.
88. V. Kursun, S. G. Narendra, V. K. De, E. G. Friedman, "Cascode Monolithic DC-DC Converter for Reliable Operation at High Input Voltages," *Analog Integrated Circuits and Signal Processing*, Volume 42, Number 3, pp. 231-238, March 2005.
89. G. Chen and E. G. Friedman, "An *RLC* Interconnect Model Based on Fourier Analysis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 24, No. 2, pp. 170-183, February 2005.
90. M. A. El-Moursy and E. G. Friedman, "Power Characteristics of Inductive Interconnect," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12, No. 10, pp. 1295-1306, December 2004.

91. M. A. El-Moursy and E. G. Friedman, "Optimum Wire Sizing of RLC Interconnect With Repeaters," *Integration, the VLSI Journal*, Volume 38, Issue 2, pp. 205-225, December 2004.
92. A. V. Mezhiba and E. G. Friedman, "Impedance Characteristics of Power Distribution Grids in Nanoscale Integrated Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12, No. 11, pp. 1148-1155, November 2004.
93. M. A. El-Moursy and E. G. Friedman, "Resistive Power in CMOS Circuits," *Analog Integrated Circuits and Signal Processing*, Volume 41, Number 1, pp. 5-11, October 2004.
94. B. D. Andreev, E. Titlebaum, and E. G. Friedman, "Complex  $\pm 1$  Multiplier Based on Signed-Binary Transformations," *Journal of VLSI Signal Processing*, Volume 38, Number 1 pp. 13-24, August 2004.
95. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Low-Voltage-Swing Monolithic dc-dc Conversion," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 51, No. 5, pp. 241-248, May 2004 (in list of Top downloaded paper in TCAS II in 2004 and 2005).
96. V. Kursun and E. G. Friedman, "Sleep Switch Dual Threshold Voltage Domino Logic with Reduced Standby Leakage Current," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12, No. 5, pp. 485-496, May 2004.
97. A. V. Mezhiba and E. G. Friedman, "Scaling Trends of On-Chip Power Distribution Noise," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12, No. 4, pp. 386-394, April 2004.
98. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, J. Becerra, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, I. S. Kourtev, and E. G. Friedman, "Substrate Coupling in Digital Circuits in Mixed-Signal Smart-Power Systems," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12, No. 1, pp. 67-78, January 2004.
99. V. Kursun and E. G. Friedman, "Domino Logic with Variable Threshold Keeper," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 11, No. 6, pp. 1080-1093, December 2003.
100. D. H. Albonesi, R. Balasubramonian, S. G. Dropsho, S. Dwarkadas, E. G. Friedman, M. C. Huang, V. Kursun, G. Magklis, M. L. Scott, G. Semararo, P. Bose, A. Buyuktosunoglu, P. W. Cook, and S. E. Schuster, "Dynamically Tuning Processor Resources with Adaptive Computing," *IEEE Computer*, Volume 36, Number 12, pp. 49-58, December 2003.
101. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of Buck Converters for On-Chip Integration with a Dual Supply Voltage Microprocessor," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 11, No. 3, pp. 514-522, June 2003.
102. A. V. Mezhiba and E. G. Friedman, "Frequency Characteristics of High Speed Power Distribution Networks," *Analog Integrated Circuits and Signal Processing*, Volume 35, Numbers 2/3, pp. 207-214, May/June 2003.

103. Y. I. Ismail and E. G. Friedman, "On the Extraction of On-Chip Inductance," *Journal of Circuits, Systems and Computers*, Volume 12, Number 1, pp. 31-40, February 2003.
104. A. V. Mezhiba and E. G. Friedman, "Inductive Properties of High-Performance Power Distribution Grids," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 10, No. 6, pp. 762-776, December 2002.
105. M. A. El-Moursy and E. G. Friedman, "Optimizing Inductive Interconnect for Low Power," *Canadian Journal of Electrical and Computer Engineering (CJECE)*, Volume 27, Number 4, pp. 183-187, October 2002.
106. K. T. Tang and E. G. Friedman, "Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 10, No. 4, pp. 487-493, August 2002.
107. Y. I. Ismail and E. G. Friedman, "Inductance Effects in RLC Trees," *Journal of Circuits, Systems and Computers*, Vol. 11, No. 3, pp. 305-321, June 2002.
108. D. Velenis, K. T. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman, "Demonstration of Speed and Power Enhancements on an Industrial Circuit Through Application of Clock Skew Scheduling," *Journal of Circuits, Systems and Computers*, Vol. 11, No. 3, pp. 231-245, June 2002.
109. K. T. Tang and E. G. Friedman, "The Effect of Signal Activity on Propagation Delay of CMOS Logic Gates Driving Coupled On-Chip Interconnections," *Analog Integrated Circuits and Signal Processing*, Volume 31, Number 3, pp. 209-224, June 2002.
110. K. T. Tang and E. G. Friedman, "Incorporating Voltage Fluctuations of the Power Distribution Network into the Transient Analysis of CMOS Logic Gates," *Analog Integrated Circuits and Signal Processing*, Volume 31, Number 3, pp. 249-259, June 2002.
111. Y. I. Ismail and E. G. Friedman "DDT: Direct Derivation of Transfer Function. An Alternative to Moment Matching for Tree Structured Interconnect," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 21, No. 2, pp. 131-144, February 2002.
112. X. Liu, M. C. Papaefthymiou, and E. G. Friedman, "Retiming and Clock Scheduling for Digital Circuit Optimization," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 21, No. 2, pp. 184-203, February 2002.
113. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting On-Chip Inductance in High Speed Clock Distribution Networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 9, No. 6, pp. 963-973, December 2001.
114. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "Placement of Substrate Contacts to Minimize Substrate Noise in Mixed-Signal Integrated Circuits," *Analog Integrated Circuits and Signal Processing*, Volume 28, Number 3, pp. 253-264, September 2001.

115. R. M. Secareanu and E. G. Friedman, "Applying Analog Techniques in Digital CMOS Buffers to Improve Speed and Noise Immunity," *Analog Integrated Circuits and Signal Processing*, Volume 27, Number 3, pp. 275-279, June 2001.
116. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Repeater Insertion in Tree Structured Inductive Interconnect," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. 48, No. 5, pp. 471-481, May 2001.
117. E. G. Friedman, (Invited paper) "Clock Distribution Networks in Synchronous Digital Integrated Circuits," *Proceedings of the IEEE*, Vol. 89, No. 5, pp. 665-692, May 2001.
118. V. Adler and E. G. Friedman, "Uniform Repeater Insertion in RC Trees," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. 47, No. 10, pp. 1515-1523, October 2000.
119. K. T. Tang and E. G. Friedman, "Delay and Noise Estimation of CMOS Logic Gates Driving Coupled Resistive-Capacitive Interconnections," *Integration, the VLSI Journal*, Volume 29, Issue 2, pp. 131-165, September 2000.
120. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 8, No. 2, pp. 195-206, April 2000.
121. Y. I. Ismail, E. G. Friedman, and J. Neves, "Equivalent Elmore Delay for RLC Trees," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 19, No. 1, pp. 83-97, January 2000.
122. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 7, No. 4, pp. 442-449, December 1999.
123. I. S. Kourtev and E. G. Friedman, "Synthesis of Clock Tree Topologies to Implement Non-Zero Skew Schedule," *IEE Proceedings-Circuits, Devices and Systems*, Volume 146, No. 6, pp. 321-326, December 1999.
124. K. Gaj, Q. P. Herr, V. Adler, D. K. Brock, E. G. Friedman, and M. J. Feldman, "Towards a Systematic Design Methodology for Large Multi-Gigahertz Rapid Single Flux Quantum Circuits," *IEEE Transactions on Applied Superconductivity*, Vol. 9, No. 13 pp. 4591-4606, September 1999.
125. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Dynamic and Short-Circuit Power of CMOS Gates Driving Lossless Transmission Lines," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. 46, No. 8, pp. 950-961, August 1999.
126. E. G. Friedman, "Clock Distribution in Synchronous Systems," *Wiley Encyclopedia of Electrical and Electronics Engineering*, J. G. Webster (Ed.), New York, New York: John Wiley & Sons, Inc., Volume 3, pp. 474-497, 1999.

127. I. S. Kourtev and E. G. Friedman, "Integrated Circuit Signal Delay," *Wiley Encyclopedia of Electrical and Electronics Engineering*, J. G. Webster (Ed.), New York, New York: John Wiley & Sons, Inc., Volume 10, pp. 378-392, 1999.
128. K. Gaj, Q. P. Herr, V. Adler, A. Krasniewski, E. G. Friedman, and M. J. Feldman, "Tools for the Computer-Aided Design of Multi-Gigahertz Superconducting Digital Circuits," *IEEE Transactions on Applied Superconductivity*, Vol. 9, No. 1, pp. 18-38, March 1999.
129. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. CAS II-45, No. 5, pp. 607-616, May 1998.
130. J. L. Neves and E. G. Friedman, "Automated Synthesis of Skew-Based Clock Distribution Networks," *VLSI Design An International Journal of Custom-Chip Design, Simulation, and Testing*, Vol. 7, No. 1, pp. 31-57, 1998.
131. E. G. Friedman and J. H. Mulligan, Jr., "Ramp Input Response of RC Tree Network," *Analog Integrated Circuits and Signal Processing An International Journal*, Volume 14, No. 1/2, pp. 53-58, September 1997.
132. V. Adler and E. G. Friedman, "Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load," *Analog Integrated Circuits and Signal Processing An International Journal*, Volume 14, No. 1/2, pp. 29-39, September 1997.
133. B. S. Cherkauer and E. G. Friedman, "A Hybrid Radix-4/Radix-8 Low Power Signed Multiplier Architecture," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. CAS II-44, No. 8, pp. 656-659, August 1997.
134. J. L. Neves and E. G. Friedman, "Buffered Clock Tree Synthesis with Non-Zero Clock Skew Scheduling for Increased Tolerance to Process Parameter Variations," *Journal of VLSI Signal Processing*, Volume 16, Numbers 2/3, pp. 149-161, June/July 1997.
135. K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits," *Journal of VLSI Signal Processing*, Volume 16, Numbers 2/3, pp. 247-276, June/July 1997.
136. M. D. Hahm, E. G. Friedman, and E. L. Titlebaum, "A Comparison of Analog and Digital Circuit Implementations of Low-Power Matched Filters for Use in Portable Wireless Communication Terminals," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. CAS II-44, No. 6, pp. 498-506, June 1997.
137. K. Gaj, C. H. Cheah, E. G. Friedman, and M. J. Feldman, "Functional Modeling of RSFQ Circuits Using Verilog HDL," *IEEE Transactions on Applied Superconductivity*, Vol. AS-7, No. 2, pp. 3151-3154, June 1997.
138. Q. P. Herr, N. Vukovic, C. A. Mancini, K. Gaj, Q. Ke, V. Adler, E. G. Friedman, A. Krasniewski, M. F. Bocko, and M. J. Feldman "Design and Low Speed Testing of a Four-Bit RSFQ Multiplier-Accumulator," *IEEE Transactions on Applied Superconductivity*, Vol. AS-7, No. 2, pp. 3168-3171, June 1997.

139. V. Adler, C.-H. Cheah, K. Gaj, D. K. Brock, and E. G. Friedman, "A Cadence-Based Design Environment for Single Flux Quantum Circuits," *IEEE Transactions on Applied Superconductivity*, Vol. AS-7, No. 2, pp. 3294-3297, June 1997.
140. T. Soyata, E. G. Friedman, and J. H. Mulligan, Jr., "Incorporating Interconnect, Register, and Clock Distribution Delays into the Retiming Process," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. CAD-16, No. 1, pp. 105-120, January 1997.
141. J. L. Neves and E. G. Friedman, "Design Methodology for Synthesizing Clock Distribution Networks Exploiting Non-Zero Clock Skew," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. VLSI-4, No. 2, pp. 286-291, June 1996.
142. K. Gaj, E. G. Friedman, M. J. Feldman, and A. Krasniewski, "A Clock Distribution Scheme for Large RSFQ Circuits," *IEEE Transactions on Applied Superconductivity*, Vol. AS-5, No. 2, pp. 3320-3324, June 1995.
143. B. S. Cherkauer and E. G. Friedman, "A Unified Design Methodology for CMOS Tapered Buffers," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. VLSI-3, No. 1, pp. 99-111, March 1995. Abstract published in *Microelectronics Reliability*, Volume 36, Number 4, pp. 557-558, April 1996.
144. B. S. Cherkauer and E. G. Friedman, "Design of Tapered Buffers with Local Interconnect Capacitance," *IEEE Journal of Solid-State Circuits*, Vol. SC-30, No. 2, pp. 151-155, February 1995.
145. B. S. Cherkauer and E. G. Friedman, "Channel Width Tapering of Serially Connected MOS-FETs with Emphasis on Power Dissipation," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. VLSI-2, No. 1, pp. 100-114, March 1994.
146. E. G. Friedman, "Latching Characteristics of a CMOS Bistable Register," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. CAS-40, No. 12, pp. 902-908, December 1993.
147. E. G. Friedman, "The Limiting Performance of a CMOS Bistable Register Based on Waveform Considerations," *International Journal of Electronics*, Volume 73, No. 2, pp. 371-384, August 1992.
148. E. G. Friedman and J. H. Mulligan, Jr., "Pipelining of High Performance Synchronous Digital Systems," *International Journal of Electronics*, Volume 70, No. 5, pp. 917-935, May 1991.
149. E. G. Friedman and J. H. Mulligan, Jr., "Clock Frequency and Latency in Synchronous Digital Systems," *IEEE Transactions on Signal Processing* (formerly *IEEE Transactions on Acoustics, Speech, and Signal Processing*), Vol. SP-39, No. 4, pp. 930-934, April 1991.
150. G. Yacoub, H. Pham, M. Ma, and E. G. Friedman, "A System for Critical Path Analysis Based on Back Annotation and Distributed Interconnect Impedance Models," *Microelectronics Journal*, Vol. 19, No. 3, pp. 21-30, May/June 1988.

151. E. G. Friedman and S. Powell, "Design and Analysis of a Hierarchical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI," *IEEE Journal of Solid-State Circuits*, Vol. SC-21, No. 2, pp. 240-246, April 1986.
152. E. G. Friedman, G. Yacoub, and S. Powell, "A CMOS/SOS VLSI Design System," *Journal of Semi-Custom ICs*, Vol. 2, No. 4, pp. 5-11, June 1985.
153. E. G. Friedman, "Feedback in Silicon Compilers," *IEEE Circuits and Devices*, Vol. 1, No. 3, pp. 15-20, May 1985.
154. S. Powell, E. Iodice, and E. Friedman, "An Automated, Low Power, High Speed Complementary PLA Design System for VLSI Applications," *Microelectronics Journal*, Vol. 15, No. 4, pp. 47-54, July/August 1984.
155. E. Friedman and G. Yacoub, "A Two Level Metal, Software Compatible, CMOS/SOS Gate Array Family," *Microelectronics Journal*, Vol. 14, No. 6, pp. 117-118, November/December 1983.

### **Refereed Conference Papers**

1. G. Krylov and E. G. Friedman, "Sense Amplifier for Spin-Based Cryogenic Memory Cell," *Proceedings of the Applied Superconductivity Conference* (in press).
2. G. Krylov and E. G. Friedman, "Shared Circular Bus for Large Scale Single Flux Quantum Systems," *Proceedings of the Applied Superconductivity Conference* (in press).
3. G. Krylov and E. G. Friedman, "Compact Model of Superconductor-Ferromagnetic Transistor," *Proceedings of the Applied Superconductivity Conference* (in press).
4. A. Ciprut and E. G. Friedman, "Hybrid Write Bias Scheme for Non-Volatile Resistive Crossbar Arrays," *Proceedings of the International Symposium on Circuits and Systems*, May 2018.
5. G. Krylov and E. G. Friedman, "Behavioral Verilog-A Model of Superconductor-Ferromagnetic Transistor," *Proceedings of the International Symposium on Circuits and Systems*, May 2018.
6. R. Bairamkulov, K. Xu, E. G. Friedman, M. Popovich, J. Ochoa, and V. Srinivas, "Versatile Framework for Power Delivery Exploration," *Proceedings of the International Symposium on Circuits and Systems*, May 2018.
7. A. G. Qtoub and E. G. Friedman, "MTJ Magnetization Switching Mechanisms for IoT Applications," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, May 2018 (in press).
8. A. Ciprut and E. G. Friedman, "On the Write Energy of Non-Volatile Resistive Crossbar Arrays with Selectors," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, March 2018 (in press).
9. K. Xu, B. Vaisband, G. Sizikov, and X. Li, and E. G. Friedman, "Distributed Sinusoidal Resonant Converter with High Step-Down Ratio," *Proceedings of the Electrical Performance of Electronic*

*Packaging and Systems*, October 2017 (in press).

10. A. Ciprut and E. G. Friedman, "On the Stability of Distributed On-Chip Low Dropout Regulators," *Proceedings of the IEEE International Midwest Symposium on Circuits and Systems*, pp. 217 - 220, August 2017.

11. E. G. Friedman, "Compact Models of Magnetic Tunnel Junctions," *Proceedings of the 2017 Stephen and Sharon Seiden Frontiers in Engineering & Science Workshop: Beyond CMOS: From Devices to Systems*, pp. 12-13, June 2017.

12. G. Krylov and E. G. Friedman, "Test Point Insertion for RSFQ Circuits," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2022 - 2025, May 2017.

13. B. Vaisband and E. G. Friedman, "Hybrid Energy Harvesting in 3-D IC IoT Devices," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2573 - 2576, May 2017.

14. Y. Zhang, X. Wang, Y. Li, and E. G. Friedman, "Memristive Model for Synaptic Circuits" *Proceedings of the IEEE International Symposium on Circuits and Systems*, p. 232, May 2017.

15. I. Vaisband and E. G. Friedman, "Passivity-Based Automated Design of Stable Multi-Feedback Power Delivery Systems," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, March 2017.

16. B. Vaisband and E. G. Friedman, "3-D ICs as a Platform for IoT Devices," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, March 2017.

17. B. Vaisband and E. G. Friedman, "Noise Coupling in TSV-Based Heterogeneous 3-D ICs," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, March 2017.

18. M. Kazemi, G. E. Rowlands, S. Shi, R. A. Buhrman, and E. Friedman, "All-Spin-Orbit Switching of Perpendicular Magnetization," *Proceedings of the 61st Annual Conference on Magnetism and Magnetic Materials*, p. 657, October/November 2016.

19. R. Patel, P. Raghavan and E. G. Friedman, "Power Noise in 14, 10, and 7 nm FinFET CMOS Technologies," *Proceedings of the IEEE Symposium on Circuits and Systems*, May 2016 (in press).

20. A. Ciprut and E. G. Friedman, "Design Models of Resistive Crossbar Arrays with Selector Devices," *Proceedings of the IEEE Symposium on Circuits and Systems*, May 2016 (in press).

21. B. Vaisband and E. G. Friedman, "Layer Ordering to Minimize TSVs in Heterogeneous 3-D ICs," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 1926 - 1929, May 2016.

22. R. Patel, K. Xu, and E. G. Friedman, P. Raghavan, "Exploratory Power Noise Models of Standard Cell 14, 10, and 7 nm FinFET ICs," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, May 2016.

23. Y. Bai, Y. Song, M. Bojnordi, A. Shapiro, E. Ipek, E. G. Friedman, "Architecting a MOS Current Mode Logic (MCML) Processor for Fast, Low Noise and Energy-Efficient Computing in the Near-Threshold Regime," *Proceedings of the IEEE International Conference of Computer Design*, pp. 556 - 563, October 2015.
24. K. Xu and E. G. Friedman, "Inductive Coupling Effects in Large TSV Arrays," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 2888 - 2891, May 2015.
25. B. Vaisband and E. G. Friedman, "3-D Floorplanning Algorithm to Minimize Thermal Interactions," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 2133 - 2136, May 2015.
26. I. Richter, K. Pas, X. Guo, R. Patel, J. Liu, E. Ipek, and E. G. Friedman, "Memristive Accelerator for Extreme Scale Linear Solvers," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, March 2015.
27. S. Kvatinsky, Y. H. Nacson, Y. Etsion, A. Kolodny, U. C. Weiser, R. Patel, and E. G. Friedman, "Memristive Multistate Pipeline Register," *Proceedings of the IEEE International Workshop on Cellular Nanoscale Networks and their Applications*, pp. , July 2014.
28. R. Patel and E. G. Friedman, "Sub-Crosspoint RRAM Decoding for Improved Area Efficiency," *Proceedings of the ACM/IEEE International Symposium on Nanoscale Architectures*, pp. 98 - 103, July 2014.
29. I. Vaisband and E. G. Friedman, "Power Network On-Chip for Scalable Power Delivery," *Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction*, June 2014 (in press).
30. I. Vaisband and E. G. Friedman, "Dynamic Power Management with Power Network On-Chip," *Proceedings of the IEEE International NEWCAS Conference*, June 2014.
31. R. Patel, E. Ipek, and E. G. Friedman, "Field Driven STT-MRAM Cell for Reduced Switching Latency and Energy," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 2173 - 2176, June 2014.
32. I. Vaisband and E. G. Friedman, "Computationally Efficient Clustering of Power Supplies in Heterogeneous Real Time Systems," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 1628 - 1631, June 2014.
33. B. Vaisband, I. Savidis, and E. G. Friedman, "Thermal Conduction Path Analysis in 3-D ICs," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 594 - 597, June 2014.
34. S. Kvatinsky, A. Kolodny, U. Weiser, and E. G. Friedman, "Memory Intensive Computing," *Proceedings of the Non-Volatile Memories Workshop (NVMW)*, March 2014.
35. E. Ipek and E. G. Friedman, "Resistive Memory Based Acceleration of Data-Intensive

Computing," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, pp. 591 - 594, March 2014.

36. I. Savidis and E. G. Friedman, "Thermal Coupling in TSV-Based 3-D Integrated Circuits," *Proceedings of the Workshop on 3D Integration, Design, Automation & Test in Europe Conference*, March 2014.

37. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. Weiser, "Memristors - Not Just Memory," *Proceedings of the Workshop on Memristor Technology, Design, Automation and Computing (MemTDAC)*, January 2014.

38. B. Vaisband and E. G. Friedman, "Analysis of Thermal Paths in 3-D Structures," *Proceedings of the 37<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 6, November 2013.

39. R. Patel and E. G. Friedman, "Field-Enhanced STT-MRAM Switching for Reduced Write Latency and Energy," *Proceedings of the 37<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 14, November 2013.

40. A. Shapiro and E. G. Friedman, "Power Efficiency of 14 nm MCML Near Threshold Circuits," *Proceedings of the 37<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 16, November 2013.

41. A. Shapiro and E. G. Friedman, "Performance Characteristics of 14 nm Near Threshold MCML Circuits," *Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, pp. October 2013 (in press).

42. Q. Guo, X. Guo, R. Patel, E. Ipek, and E. G. Friedman, "AC-DIMM: Associative Computing with STT-MRAM," *Proceedings of the International Symposium on Computer Architecture*, pp. 189 - 200, June 2013.

43. S. Kose, I. Vaisband, and E. G. Friedman, "Digitally Controlled Wide Range Pulse Width Modulator for On-Chip Power Supplies," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 2251 - 2254, May 2013.

44. S. Kose, E. G. Friedman, R. M. Secareanu, and O. Hartin, "Current Profile of a Microcontroller to Determine Electromagnetic Emissions," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 2650 - 2653, May 2013.

45. S. Kose and E. G. Friedman, "Design Methodology to Distribute On-Chip Power in Next Generation Integrated Circuits," *Proceedings of the 27th IEEE Convention of Electrical and Electronics Engineers in Israel*, pp. 1 --4, November 2012.

46. S. Kvatinsky, K. Talisveyberg, D. Fliter, A. Kolodny, U. C. Weiser, and E. G. Friedman, "Models of Memristors for SPICE Simulations," *Proceedings of the 27th IEEE Convention of Electrical and Electronics Engineers in Israel*, pp. 1832 - 1835, November 2012.

47. S. Kose and E. G. Friedman, "Distributed Power Delivery for Energy Efficient and Low Power Systems," *Proceedings of the Asilomar Conference*, pp. 757- 761, November 2012.

48. R. Patel and E. G. Friedman, "Arithmetic Encoding for Memristive Multi-Bit Storage," *Proceedings of the IFIP/IEEE VLSI - SOC Conference*, pp. 99 - 104, October 2012.
49. R. Patel, E. Ipek, and E. G. Friedman, "STT-MRAM Memory Cells with Enhanced On/Off Ratio," *Proceedings of the IEEE International SoC Conference*, pp. 148 - 152, September 2012.
50. S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser, and E. G. Friedman, "MRL – Memristor Ratioed Logic," *Proceedings of the IEEE International Workshop on Cellular Nanoscale Networks and their Applications*, pp. 1 - 6, August 2012.
51. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "The Desired Memristor for Circuit Designers," *Proceedings of the Natures Conference, Frontiers in Electronic Materials: Correlation Effects and Memristive Phenomena*, pp. 187, June 2012.
52. B. Ciftcioglu, J. Gao, R. Berman, M. Jain, D. Moore, G. Wicks, M. Huang, E. G. Friedman, and H. Wu, "Recent Progress on 3-D Integrated Intra-Chip Free-Space Optical Interconnect," *Proceedings of the IEEE Optical Interconnects Conference*, pp. 56 - 57, May 2012.
53. R. Jakushokas and E. G. Friedman, "Link Breaking Methodology: Mitigating Noise within Power Networks," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 129 - 134, May 2012.
54. I. Vaisband, E. Friedman, R. Ginosar, and A. Kolodny, "Energy Metrics for Power Efficient Crosslink and Mesh Topologies," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 1656 - 1659, May 2012.
55. S. Kose, S. Pinzon, B. McDermott, S. Tam, and E. G. Friedman, "An Area Efficient On-Chip Hybrid Voltage Regulator," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp. 398 - 403, March 2012.
56. I. Savidis and E. G. Friedman, "Test Circuits for 3-D System Integration," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, pp. 181 - 184, March 2012.
57. H. Wu, B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savidis, M. Jain, D. Moore, M. Huang, E. G. Friedman, and G. Wicks, "Chip-Scale Demonstration of 3-D Integrated Intra-Chip Free-Space Optical Interconnect," *Proceedings of the SPIE, Optoelectronic Integrated Circuits XIV*, Vol. 8265, 82650C-1-10, February 2012.
58. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based IMPLY Logic Design Flow," *Proceedings of the IEEE International Conference on Computer Design*, pp. 142 - 147, October 2011.
59. S. Kose and E. G. Friedman, "Fast Algorithms for IR Voltage Drop Analysis Exploiting Locality" *Proceedings of the IEEE/ACM Design Automation Conference*, pp. 996 - 1001, June 2011.

60. S. Kose and E. G. Friedman, "Distributed Power Network Co-Design with On-Chip Power Supplies and Decoupling Capacitors," *Proceedings of the Workshop on System Level Interconnect Prediction*, June 2011.
61. I. Savidis, V. Pavlidis, and E. G. Friedman, "Clock Distribution Models of 3-D Integrated Systems," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2225 - 2228, May 2011.
62. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristors and Related Applications," *Proceedings of the International Conference of the Israeli Semiconductor Industry (ChipEx)*, May 2011.
63. I. Savidis, S. Kose, and E. G. Friedman, "Power Grid Noise in TSV-Based 3-D Integrated Systems," *Proceedings of the Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, pp. 129 - 132, March 2011.
64. B. Ciftcioglu, R. Berman, J. Zhang, Z. Darling, A. Garg, J. Hu, M. Jain, P. Liu, I. Savidis, S. Wang, J. Xue, E. Friedman, M. Huang, D. Moore, G. Wicks, and H. Wu, "Initial Results of Prototyping a 3-D Integrated Intra-Chip Free-Space Optical Interconnect," *Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems (WINDS 2010)*, December 2010.
65. G. Sizikov, A. Kolodny, E. G. Friedman, and M. Zelikson, "Efficiency Optimization of Integrated DC-DC Buck Converters," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 1215 - 1218, December 2010.
66. S. Kvatinsky, E. G. Friedman, A. Kolodny, and L. Schachter, "Power Grid Analysis Based on a Macro Circuit Model," *Proceedings of the IEEE 26th Convention of Electrical and Electronics Engineers in Israel*, pp. 708 - 712, November 2010.
67. G. Sizikov, A. Kolodny, E. G. Friedman, and M. Zelikson, "Frequency Dependent Efficiency Model of On-Chip DC-DC Buck Converters," *Proceedings of the IEEE 26th Convention of Electrical and Electronics Engineers in Israel*, pp. 651 - 654, November 2010.
68. E. G. Friedman, "Small Area Power Converter for Application to Distributed On-Chip Power Delivery," *Proceedings of the 2<sup>nd</sup> International Workshop on Power Supply On Chip*, p. 41, October 2010.
69. S. Kose and E. G. Friedman, "Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors," *Proceedings of the IEEE International SoC Conference*, pp. 15 - 18, September 2010.
70. J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. Huang, H. Wu, E. Friedman, G. Wicks, and D. Moore, "An Intra-Chip Free-Space Optical Interconnect," *Proceedings of the ACM/IEEE International Symposium on Computer Architecture (ISCA)*, pp. 94 - 105, June 2010.
71. R. Jakushokas and E. G. Friedman, "Line Width Optimization for Interdigitated Power/Ground

- Networks," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 329 - 334, May 2010.
72. A. Abdel-hadi, A. Kolodny, R. Ginosar, and E. G. Friedman, "Timing-Driven Variation-Aware Nonuniform Clock Mesh Synthesis," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 15 - 20, May 2010.
73. E. Salman and E. G. Friedman, "Methodology to Achieve Higher Tolerance to Delay Variations in Synchronous Circuits," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 447 - 452, May 2010.
74. S. Kose and E. G. Friedman, "On-Chip Point-of-Load Voltage Regulator for Distributed Power Supplies," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 377 - 380, May 2010.
75. E. Salman and E. G. Friedman, "Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints," *Proceedings of the International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (Tau)*, pp. 77 - 82, March 2010.
76. S. Kose and E. G. Friedman, "An Area Efficient Fully Monolithic Hybrid Voltage Regulator," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2718 - 2721, May/June 2010.
77. S. Kose and E. G. Friedman, "Fast Algorithms for Power Grid Analysis Based on Effective Resistance," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3661 - 3664, May/June 2010.
78. R. Jakushokas, E. Salman, E. G. Friedman, R. M. Secareanu, O. L. Hartin, and C. L. Recker, "Compact Substrate Models For Efficient Noise Coupling and Signal Isolation Analysis," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2346 - 2349, May/June 2010.
79. R. Jakushokas and E. G. Friedman, "Globally Integrated Power and Clock Distribution Network," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1751 - 1754, May/June 2010.
80. R. Jakushokas and E. G. Friedman, "Methodology for Multi-Layer Interdigitated Power and Ground Network Design," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3208 - 3211, May/June 2010.
81. J. Xue, A. Garg, B. Ciftcioglu, S. Wang, I. Savidis, J. Hu, M. Jain, M. Huang, H. Wu, E. G. Friedman, G. W. Wicks, and D. Moore, "An Intra-Chip Free-Space Optical Interconnect," *Proceedings of the 3<sup>rd</sup> Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI)* in conjunction with the International Symposium on Computer Architecture, June 2009.
82. R. Jakushokas and E. G. Friedman, "Minimizing Noise via Shield and Repeater Insertion," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2265 - 2268, May

2009.

83. S. Kose, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2277 - 2280, May 2009.

84. E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O L. Hartin, "Contact Merging Algorithm for Efficient Substrate Noise Analysis in Large Scale Circuits," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 9 -14, May 2009.

85. I. Vaisband, R. Ginosar, A. Kolodny, and E. G. Friedman, "Power Efficient Tree-Based Crosslinks for Skew Reduction," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 285 - 290, May 2009.

86. R. Jakushokas and E. G. Friedman, "Simultaneous Shield and Repeater Insertion," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 15 - 19, May 2009.

87. I. Savidis, E. G. Friedman, V. F. Pavlidis, and G. De Micheli, "Clock and Power Distribution Networks for 3-D Integrated Circuits," *Proceedings of the Workshop on 3D Integration, Design, Automation & Test in Europe Conference*, March 2009.

88. J. Rosenfeld and E. G. Friedman, "On-Chip DC-DC Converters for Three-Dimensional ICs," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp. 759 - 764, March 2009.

89. V. F. Pavlidis, I. Savidis, and E. G. Friedman, "Clock Distribution Architectures for 3-D SOI Integrated Circuits," *Proceedings of the IEEE International SOI Conference*, pp. 111-112, October 2008.

90. D. Velenis, M. C. Papaefthymiou and E. G. Friedman, "Physical Design for Reduced Delay Uncertainty in High Performance Clock Distribution Networks," *Proceedings of the IFIP/IEEE VLSI - SOC Conference*, pp. 531-534, October 2008.

91. V. F. Pavlidis, I. Savidis, and E. G. Friedman, "Clock Distribution Networks for 3-D Integrated Circuits," *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 651-654, September 2008.

92. A. Lavzin, M. Kozak, and E. G. Friedman, "A Higher-Order Mismatch-Shaping Method for Multi-Bit Sigma-Delta Modulators," *Proceedings of the IEEE International SoC Conference*, pp. 267-270, September 2008.

93. M. Popovich and E. G. Friedman, "Nanoscale On-Chip Decoupling Capacitors," *Proceedings of the IEEE International SoC Conference*, pp. 51-54, September 2008.

94. S. Kose, E. Salman, Z. Ignjatovic, and E. G. Friedman, "Pseudo-Random Clocking to Enhance Signal Integrity," *Proceedings of the IEEE International SoC Conference*, pp. 47-50, September 2008.

95. E. Salman and E. G. Friedman, "Methodology for Placing Localized Guard Rings to Reduce Substrate Noise in Mixed-Signal Circuits," *Proceedings of the Fourth Conference on PhD Research on Microelectronics and Electronics (PRIME 08)*, pp. 85-88, June 2008.
96. E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, "Input Port Reduction for Efficient Substrate Extraction in Large Scale IC's," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 376 - 379, May 2008.
97. E. Salman, E. G. Friedman, R. M. Secareanu, and O L. Hartin, "Equivalent Rise Time for Resonance in Power/Ground Noise Estimation," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2422 - 2425, May 2008.
98. G. Chen and E. G. Friedman, "Transient Simulation of On-Chip Transmission Lines via Exact Pole Extraction," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2757 - 2760, May 2008.
99. I. Savidis and E. G. Friedman, "Electrical Characterization and Modeling of 3-D Vias," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 784 - 787, May 2008.
100. A. Morgenshtein, E. G. Friedman, R. Ginosar, and A. Kolodny, "Timing Optimization in Logic with Interconnect," *Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction*, pp. 19 - 26, April 2008.
101. E. Salman, E. G. Friedman, R. M. Secareanu, and O L. Hartin, "Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp, 261 - 266, March 2008.
102. M. Popovich, E. G. Friedman, R. Secareanu, and O. L. Hartin, "Efficient Placement of Distributed On-Chip Decoupling Capacitors in Nanoscale ICs," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 811 - 816, November 2007.
103. G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonesi, P. M. Fauchet, and E. G. Friedman, "On-Chip Optical Interconnects: Challenges and Critical Directions," *Proceedings of the European Optical Society Topical Meeting on Optical Microsystems*, p. 97, October 2007.
104. G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P. Fauchet, and E. G. Friedman, "On-Chip Optical Interconnect for Reduced Delay Uncertainty," *Proceedings of Nano-Net*, September 2007.
105. J. Rosenfeld and E. G. Friedman, "Quasi-Resonant Interconnects: A Low Power Design Methodology," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 641 - 644, May 2007.
106. E. Salman, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, "Substrate Noise Reduction Based on Noise Aware Cell Design," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3227 - 3230, May 2007.

107. J. Rosenfeld and E. G. Friedman, "Low Power Quasi-Resonant Interconnects," *Proceedings of the 30<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, November 2006.
108. J. Zhang, M. Haurylau, H. Chen, G. Chen, N. A. Nelson, D. H. Albonese, E. G. Friedman, and P. M. Fauchet, "A Semi-Analytical Simulation Model for Capacitor Based E-O Modulators," *Proceedings of the 90<sup>th</sup> OSA Annual Meeting, Frontiers in Optics*, paper FWO2, October 2006.
109. E. Salman, E. G. Friedman, and R. M. Secareanu, "Substrate and Ground Noise Interactions in Mixed-Signal Circuits," *Proceedings of the IEEE International SOC Conference*, pp. 293-296, September 2006.
110. V. F. Pavlidis and E. G. Friedman, "3-D Topologies for Networks-on-Chip," *Proceedings of the IEEE International SOC Conference*, pp. 285-288, September 2006.
111. G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonese, P. M. Fauchet, and E. G. Friedman, "On-Chip Copper-Based vs. Optical Interconnects: Delay Uncertainty, Latency, Power, and Bandwidth Density Comparative Predictions," *Proceedings of the IEEE International Interconnect Technology Conference*, pp. 39-41, June 2006.
112. V. Pavlidis and E. G. Friedman, "Via Placement for Minimum Interconnect Delay in Three-Dimensional (3-D) Circuits," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 4587-4590, May 2006.
113. J. Rosenfeld and E. G. Friedman, "Design Methodology for Global Resonant H-Tree Clock Distribution Networks," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2073-2076, May 2006.
114. G. Chen and E. G. Friedman, "Effective Capacitance of *RLC* Loads for Estimating Short-Circuit Power," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2065-2068, May 2006.
115. M. Sotman, A. Kolodny, M. Popovich, and E. G. Friedman, "On-Die Decoupling Capacitance: Frequency Domain Analysis of Activity Radius," *Proceedings of the IEEE International Symposium on Circuits and Systems*, 489-492, May 2006.
116. M. A. El-Moursy and E. G. Friedman, "Optimum Wire Tapering for Minimum Power Dissipation in *RLC* Interconnects," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 485-488, May 2006.
117. M. Popovich, E. G. Friedman, M. Sotman, A. Kolodny, and R. M. Secareanu "Maximum Effective Distance of On-Chip Decoupling Capacitors in Power Distribution Grids," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 173-179, April/May 2006.
118. J. Rosenfeld and E. G. Friedman, "Sensitivity Evaluation of Global Resonant H-Tree Clock Distribution Networks," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 192-197, April/May 2006.

119. E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E. G. Friedman, "Pessimism Reduction in Static Timing Analysis Using Interdependent Setup and Hold Times," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp. 159-164, March 2006.
120. M. Sotman, M. Popovich, A. Kolodny, and E. Friedman, "Leveraging Symbiotic On-Die Decoupling Capacitance," *Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging (EPEP)*, pp. 111-114, October 2005.
121. M. Haurylau, H. Chen, J. Zhang, G. Chen, N. A. Nelson, D. H. Albonese, E. G. Friedman, and P. M. Fauchet, "On-chip Optical Interconnect Roadmap: Challenges and Critical Directions," *Proceedings of the IEEE International Conference on Group IV Photonics*, pp. 17-19, September 2005.
122. M. Popovich, E. G. Friedman, R. Secareanu, and O. L. Hartin, "On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits," *Proceedings of the IEEE International SOC Conference*, pp. 309-312, September 2005.
123. V. Kursun, G. Schrom, V. K. De, E. G. Friedman, and S. G. Narendra, "Cascode Buffer for Monolithic Voltage Conversion Operating at High Input Supply Voltages," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 464-467, May 2005.
124. G. Chen and E. G. Friedman, "A Fourier Series-Based *RLC* Interconnect Model for Periodic Signals," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 4126-4129, May 2005.
125. G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonese, P. M. Fauchet, and E. G. Friedman, "Electrical and Optical On-Chip Interconnects in Scaled Microprocessors," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2514-2517, May 2005.
126. G. Chen and E. G. Friedman, "Low Power Repeater Driving *RLC* Interconnect with Delay and Bandwidth Constraints," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 596-599, May 2005.
127. M. Popovich and E. G. Friedman, "Noise Coupling in Multi-Voltage Power Distribution Systems with Decoupling Capacitors," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 620-623, May 2005.
128. R. M. Secareanu, S. Banerjee, O. Hartin, and E. G. Friedman, "Managing Substrate and Interconnect Noise from High Performance Repeater Insertion in a Mixed-Signal Environment," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 612-615, May 2005.
129. V. Pavlidis and E. G. Friedman, "Interconnect Delay Minimization through Interlayer Via Placement in 3-D ICs," *Proceedings of the ACM Great Lakes Symposium on VLSI*, pp. 20-25, April 2005.
130. M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "On-Chip Power Distribution Grids with Multiple Supply Voltages for High Performance Integrated Circuits," *Proceedings of the*

*ACM Great Lakes Symposium on VLSI*, pp. 2-7, April 2005 (received best student paper award for GLSVLSI 2005).

131. G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P. M. Fauchet, and E. G. Friedman, "Predictions of CMOS Compatible On-Chip Optical Interconnect," *Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction*, pp. 13-20, April 2005.

132. N. Nelson, G. Briggs, M. Haurylau, G. Chen, H. Chen, D. H. Albonesi, E. G. Friedman, and P. M. Fauchet, "Alleviating Thermal Constraints While Maintaining Performance Via Silicon-Based On-Chip Optical Interconnects," *Proceedings of the Workshop on Unique Chips and Systems (UCAS-1)*, pp. 45-52, March 2005.

133. M. Popovich and E. G. Friedman, "Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems," *Proceedings of the IEEE International Symposium of Quality Electronic Design*, pp. 334-339, March 2005.

134. J. Rosenfeld, M. Kozak, and E. G. Friedman, "A Bulk-Driven CMOS OTA with 68 dB DC Gain," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 5-8, December 2004.

135. B. Shem-Tov, M. Kozak, and E. G. Friedman, "A 250 MHz Delta-Sigma Modulator for Low Cost Ultrasound/Sonar Beamforming Applications," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 113-116, December 2004. - *Best paper finalist*.

136. M. Popovich and E. G. Friedman, "Impedance Characteristics of Decoupling Capacitors in Multi-Power Distribution Systems," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 160-163, December 2004.

137. E. G. Friedman, "Challenges in Ultra Submicrometer High Performance VLSI Circuits," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, p. 238, December 2004.

138. D. Velenis, R. Sundaresha, and E. G. Friedman, "Buffer Sizing for Delay Uncertainty Induced by Process Variations," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 415-418, December 2004.

139. B. Shem-Tov, M. Kozak, and E. G. Friedman, "A High-Speed CMOS Op-Amp Design Technique using Negative Miller Capacitance," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 623-626, December 2004.

140. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Power Distribution Systems with Multiple Power Supplies," *Proceedings of the 28<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 9, November 2004.

141. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Power Distribution Systems with Multiple Power Supply Voltages," *Proceedings of the IEEE International SOC Conference*, pp. 331-334, September 2004.

142. G. Chen and E. G. Friedman, "Low Power Repeaters Driving  $RC$  Interconnect with Delay and Bandwidth Constraints," *Proceedings of the IEEE International SOC Conference*, pp. 335-339, September 2004.
143. J. Zhang and E. G. Friedman, "Mutual Inductance Modeling for Multiple  $RLC$  Interconnects with Application to Shield Insertion," *Proceedings of the IEEE International SOC Conference*, pp. 344-347, September 2004.
144. D. Velenis, M. C. Papaefthymiou, and E. G. Friedman, "Clock Tree Layout Design for Reduced Delay Uncertainty," *Proceedings of the IEEE International SOC Conference*, pp. 179-180, September 2004.
145. D. Velenis and E. G. Friedman, "Buffer Sizing for Crosstalk Induced Delay Uncertainty," *Proceedings of the International Workshop on Power and Timing Modeling, Optimization, and Simulation*, pp. 750-759, September 2004.
146. B. D. Andreev, E. L. Titlebaum, and E. G. Friedman, "Low Power Flexible Rake Receivers for WCDMA," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. IV, pp. 97-100, May 2004.
147. M. A. El-Moursy and E. G. Friedman, "Exponentially Tapered H-Tree Clock Distribution Networks," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 601-604, May 2004.
148. V. Kursun and E. G. Friedman, "Energy Efficient Dual Threshold Voltage Dynamic Circuits Employing Sleep Switches to Minimize Subthreshold Leakage," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 417-420, May 2004.
149. V. Kursun and E. G. Friedman, "Forward Body Biased Keeper for Enhanced Noise Immunity in Domino Logic Circuits," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 917-920, May 2004.
150. J. Zhang and E. G. Friedman, "Effect of Shield Insertion on Reducing Crosstalk Noise Between Coupled Interconnects," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 529-532, May 2004.
151. J. Zhang and E. G. Friedman, "Decoupling Technique and Crosstalk Analysis of Coupled  $RLC$  Interconnects," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 521-524, May 2004.
152. M. Kozak and E. G. Friedman, "Design and Simulation of Fractional-N PLL Frequency Synthesizers", *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. IV, pp. 780-783, May 2004.
153. J. Zhang, S. R. Cooper, A. R. LaPietra, M. W. Mattern, R. M. Guidash, and E. G. Friedman, "A Low Power Thyristor-Based CMOS Programmable Delay Element," *Proceedings of the IEEE*

*International Symposium on Circuits and Systems*, Vol. I, pp. 769-772, May 2004.

154. S. Bhansali, G. H. Chapman, E. Friedman, Y. Ismail, P. R. Mukund, D. Tebbe, and V. Jain, "3-D Heterogeneous Sensor System on a Chip for Defense and Security Applications," *Proceedings of the SPIE Security and Defense Symposium*, Unattended/unmanned Ground, Ocean and Air Sensor Technologies and Applications VI, v5417, pp. 413-424, April 2004.

155. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "High Input Voltage Step-Down DC-DC Converters For Integration in a Low Voltage CMOS Process," *Proceedings of the IEEE International Symposium on Quality Electronics Design*, pp. 517-521, March 2004.

156. V. Kursun and E. G. Friedman, "Node Voltage Dependent Subthreshold Leakage Current Characteristics of Dynamic Circuits," *Proceedings of the IEEE International Symposium on Quality Electronics Design*, pp. 104-109, March 2004.

157. M. A. El-Moursy and E. G. Friedman, "Power Characteristics of Inductive Interconnect," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, Vol. II, pp. 499-502, December 2003.

158. M. A. El-Moursy and E. G. Friedman, "Resistive Power in CMOS Circuits," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, December 2003.

159. M. A. El-Moursy and E. G. Friedman, "Optimum Wire Shaping of a Distributed RLC Interconnect," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, December 2003.

160. E. G. Friedman, "Research Challenges in High Performance VLSI Circuits," *Proceedings of the 27<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 2, November 2004.

161. G. Chen and E. G. Friedman, "An Analytical RLC Interconnect Model Based on Fourier Analysis," *Proceedings of the 27<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 13, November 2004.

162. J. Zhang and E. G. Friedman, "Crosstalk Analysis for On-Chip RLC Interconnects," *Proceedings of the 27<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 20, November 2004.

163. J. Zhang and E. G. Friedman, "Crosstalk Noise Model for Shielded Interconnects in VLSI-based Circuits," *Proceedings of the IEEE International SOC Conference*, pp. 243-244, September 2003.

164. J. Rosenfeld, M. Kozak, and E. G. Friedman, "A 0.8 Volt High Performance OTA Using Bulk-Driven MOSFETs for Low Power Mixed-Signal SOCs," *Proceedings of the IEEE International SOC Conference*, pp. 245-246, September 2003.

165. V. Kursun and E. G. Friedman, "Speed and Noise Immunity Enhanced Low Power Dynamic Circuits," *Proceedings of the Semiconductor Research Corporation Techcon 2003 Conference*, August 2003, [http://www.src.org/member/engine/pub/pubdir/24/p\\_P005954.pdf](http://www.src.org/member/engine/pub/pubdir/24/p_P005954.pdf).

166. B. D. Andreev, E. L. Titlebaum, and E. G. Friedman, "Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic," *Proceedings of the IEEE International Workshop on System-on-Chip for Real-Time Applications*, pp. 70-75, July 2003.
167. M. A. El-Moursy and E. G. Friedman, "Inductive Interconnect Width Optimization for Low Power," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 5.273-5.276, May 2003.
168. A. V. Mezhiba and E. G. Friedman, "Electrical Characteristics of Multi-Layer Power Distribution Grids," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 5.473-5.476, May 2003.
169. B. D. Andreev, E. L. Titlebaum, and E. G. Friedman, "Orthogonal Code Generator for 3G Wireless Transceivers," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 229-232, April 2003.
170. M. A. El-Moursy and E. G. Friedman, "Shielding Effect of On-Chip Interconnect Inductance," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 165-170, April 2003.
171. M. A. El-Moursy and E. G. Friedman, "Optimum Wire Sizing of RLC Interconnect With Repeaters," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 27-32, April 2003.
172. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Monolithic DC-DC Converter Analysis and MOSFET Gate Voltage Optimization," *Proceedings of the IEEE International Symposium on Quality Electronics Design*, pp. 279-284, March 2003.
173. D. Velenis, M. C. Papaefthymiou and E. G. Friedman, "Reduced Delay Uncertainty in High Performance Clock Distribution Networks," *Proceedings of the Design Automation and Test in Europe (DATE) Conference*, pp. 68-73, March 2003.
174. S. Dropsho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman, "Managing Static Leakage Energy in Microprocessor Functional Units," *Proceedings of the IEEE/ACM International Symposium on Microarchitecture*, pp. 321-332, November 2002.
175. M. A. El-Moursy and E. G. Friedman, "Optimum Wire Sizing and Repeater Insertion in Distributed RLC Interconnect," *Proceedings of the 26<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, p. 6, November 2002.
176. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Efficiency Analysis of a High Frequency Buck Converter for On-Chip Integration with a Dual- $V_{DD}$  Microprocessor," *Proceedings of the European Solid-State Circuit Conference*, pp. 743-746, September 2002.
177. V. Kursun and E. G. Friedman, "Domino Logic with Dynamic Body Biased Keeper," *Proceedings of the European Solid-State Circuit Conference*, pp. 675-678, September 2002.
178. W. Xu and E. G. Friedman, "A CMOS Miller Hold Capacitance Sample-and-Hold Circuit To

Reduce Charge Sharing Effect and Clock Feedthrough," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 92-96, September 2002.

179. W. Xu and E. G. Friedman, "Clock Feedthrough in CMOS Analog Transmission Gate Switches," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 181-185, September 2002.

180. W. Xu and E. G. Friedman, "A Circuit Technique for Accurately Measuring Coupling Capacitance," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 176-180, September 2002.

181. V. Kursun and E. G. Friedman, "Variable Threshold Voltage Keeper for Contention Reduction in Dynamic Circuits," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 314-318, September 2002.

182. A. V. Mezhiba and E. G. Friedman, "Variation of Inductance with Frequency in High Performance Power Distribution Grids," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 421-425, September 2002.

183. B. D. Andreev, E. Titlebaum, and E. G. Friedman, "Tapered Transmission Gate Chains for Improved Carry Propagation," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, Vol. III, pp. 449-452, August 2002.

184. M. A. El-Moursy and E. G. Friedman, "Optimizing Inductive Interconnect for Low Power," *Proceedings of the International Workshop on System-on-Chip for Real-Time Applications*, pp. 206-216, July 2002.

185. V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS Voltage Interface Circuit for Low Power Systems," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3.667-3.670, May 2002.

186. R. Mader, E. G. Friedman, A. Litman, and I. S. Kourtev, "Large Scale Clock Skew Scheduling Techniques for Improved Reliability of Digital Synchronous VLSI Circuits," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1.357-1.360, May 2002.

187. W. Xu and E. G. Friedman, "An Substrate Noise Circuit for Accurately Testing Mixed-Signal ICs," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1.145-1.148, May 2002.

188. A. V. Mezhiba and E. G. Friedman, "Inductance/Area/Resistance Tradeoffs in High Performance Power Distribution Grids," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1.101-1.104, May 2002.

189. B. D. Andreev, E. G. Friedman, and E. L. Titlebaum, "Efficient Implementation of a Complex  $\pm 1$  Multiplier," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 83-88, April 2002.

190. A. V. Mezhiba and E. G. Friedman, "Properties of On-Chip Inductive Current Loops," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 12-17, April 2002.

191. V. Kursun and E. G. Friedman, "Low Swing Dual Threshold Voltage Domino Logic," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 47-52, April 2002.
192. A. V. Mezhiba and E. G. Friedman, "Scaling Trends of On-Chip Power Distribution Noise," *Proceedings of the IEEE International Workshop on System-Level Interconnect Prediction Conference*, pp. 47-53, April 2002.
193. A. V. Mezhiba and E. G. Friedman, "Inductive Properties of Power Distribution Grids in High Speed Integrated Circuits," *Proceedings of the IEEE International Symposium on Quality Electronics Design*, pp. 316-321, March 2002.
194. V. Kursun, R. M. Secareanu, and E. G. Friedman, "Low Power CMOS Bi-Directional Voltage Converter," *Proceedings of the 25<sup>th</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, pp. 6-7, November 2001.
195. D. Velenis, K. T. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman, "Demonstration of Power Enhancements on an Industrial Circuit Through Delay Management of Non-Critical Data Paths," *Proceedings of the IEEE ASIC Conference*, pp. 30-33, September 2001.
196. R. M. Secareanu, D. Albonesi, and E. G. Friedman, "A Dynamic Reconfigurable Clock Generator," *Proceedings of the IEEE ASIC Conference*, pp. 330-333, September 2001.
197. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "A Comparative Study of the Behavior of NMOS and CMOS Digital Circuits under Substrate Noise," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 181-184, September 2001.
198. D. Velenis, K. T. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman, "Demonstration of Speed Enhancements in an Industrial Circuit Through Application of Non-Zero Clock Skew Scheduling," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 1021-1025, September 2001.
199. K. T. Tang and E. G. Friedman, "Estimation of Transient Voltage Fluctuations in the CMOS-Based Power Distribution Network," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 5.463-5.466, May 2001.
200. D. Velenis, E. G. Friedman, and M. C. Papaefthymiou, "A Clock Tree Topology Extraction Algorithm for Improving the Tolerance of Clock Distribution Networks to Delay Uncertainty," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 4.422-4.425, May 2001.
201. D. Velenis, K. Y. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman, "Demonstration of Speed and Power Enhancements through Application of Non-Zero Clock Skew Scheduling," *Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and*

*Synthesis of Digital Systems*, pp. 58-63, December 2000.

202. K. T. Tang and E. G. Friedman, "Delay Uncertainty Due to On-Chip Simultaneous Switching Noise in High Performance CMOS Integrated Circuits," *Proceedings of the IEEE Workshop on Signal Processing Systems*, pp. 633-642, October 2000.

203. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting On-Chip Inductance in High Speed Clock Distribution Networks," *Proceedings of the IEEE Workshop on Signal Processing Systems*, pp. 643-652, October 2000.

204. K. T. Tang and E. G. Friedman, "Delay Uncertainty Due to On-Chip Simultaneous Switching Noise in CMOS Power Distribution Networks," *Proceedings of the Semiconductor Research Corporation Techcon 2000 Conference*, September 2000, [http://www.src.org/member/engine/pub/pubdir/19/p\\_P000670.pdf](http://www.src.org/member/engine/pub/pubdir/19/p_P000670.pdf).

205. K. T. Tang and E. G. Friedman, "On-Chip  $\Delta I$  Noise in the Power Distribution Networks of High Speed CMOS Integrated Circuits," *Proceedings of the IEEE ASIC Conference*, pp. 53-57, September 2000.

206. R. M. Secareanu and E. G. Friedman, "A Differential High-Speed Digital CMOS Buffer with Hysteresis for Improved Noise Immunity," *Proceedings of the IEEE ASIC Conference*, pp. 326-329, September 2000.

207. Y. I. Ismail and E. G. Friedman "Fast and Accurate Simulation of Tree Structured Interconnect," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 1130-1134, August 2000.

208. Y. I. Ismail and E. G. Friedman "Exploiting On-Chip Inductance in High Speed Clock Distribution Networks," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 1236-1239, August 2000.

209. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "Placement of Substrate Contacts to Alleviate Substrate Noise in Epi and Non-Epi Technologies," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 1314-1318, August 2000.

210. R. M. Secareanu and E. G. Friedman, "Low Power Digital CMOS Buffer Systems for Driving Highly Capacitive Interconnect Lines," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 362-365, August 2000.

211. K. T. Tang and E. G. Friedman, "Transient  $IR$  Voltage Drops in CMOS-Based Power Distribution Networks," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 1396-1399, August 2000.

212. K. T. Tang and E. G. Friedman, "Lumped Versus Distributed  $RC$  and  $RLC$  Interconnect Impedances," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 136-139, August 2000.

213. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, T. E. Watrobski, C. Morton, W. Staub, T.

Tellier, and E. G. Friedman, "Physical Design to Improve the Noise Immunity of Digital Circuits in a Mixed-Signal Smart-Power System," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 4.277-4.280, May 2000.

214. K. T. Tang and E. G. Friedman, "Transient Analysis of a CMOS Inverter Driving Resistive Interconnect," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 4.269-4.272, May 2000.

215. Y. I. Ismail and E. G. Friedman, "Sensitivity of Interconnect Delay to On-Chip Inductance," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3.403-3.406, May 2000.

216. K. T. Tang and E. G. Friedman, "Delay and Power Expressions Characterizing a CMOS Inverter Driving an *RLC* Load," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3.283-3.286, May 2000.

217. K. T. Tang and E. G. Friedman, "Estimation of On-Chip Simultaneous Switching Noise in VDSM CMOS Circuits," *Proceedings of the International Conference on Modeling and Simulation of Microsystems*, pp. 313-316, March 2000.

218. K. T. Tang and E. G. Friedman, "Noise Estimation Due to Signal Activity for Capacitively Coupled CMOS Logic Gates," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 171-176, March 2000.

219. R. M. Secareanu and E. G. Friedman, "Transparent Repeaters," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 63-66, March 2000.

220. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Repeater Insertion in Tree Structured Inductive Interconnect," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 420-424, November 1999.

221. I. S. Kourtev and E. G. Friedman, "Clock Skew Scheduling for Improved Reliability via Quadratic Programming," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 239-243, November 1999.

222. R. M. Secareanu, S. Warner, S. Seabridge, C. Burke, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "Substrate Contact Placement for Substrate Noise Immunity in Epi and Non-Epi Technologies," *Proceedings of the 23<sup>rd</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, pp. 10-11, November 1999.

223. E. G. Friedman, "The Next Bottleneck in High Speed VLSI: Interconnect Noise," (Invited Paper), *Proceedings of the 23<sup>rd</sup> Annual IEEE EDS/CAS Activities in Western New York Conference*, pp. 3-4, November 1999.

224. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Optimizing *RLC* Tree Delays by Employing Repeater Insertion," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 14-18, September 1999.

225. I. S. Kourtev and E. G. Friedman, "A Quadratic Programming Approach to Clock Skew Scheduling for Reduced Sensitivity to Process Parameter Variations," *Proceedings of the IEEE International ASIC/SOC Conference*, pp. 210-215, September 1999.
226. K. T. Tang and E. G. Friedman, "Peak Crosstalk Noise Estimation in CMOS VLSI Circuits," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 1539-1542, September 1999.
227. R. M. Secareanu, V. Adler, and E. G. Friedman, "Exploiting Hysteresis in a CMOS Buffer," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 205-208, September 1999.
228. X. Liu, M. C. Papaefthymiou, and E. G. Friedman, "Maximizing Performance by Retiming and Clock Skew Scheduling," *Proceedings of the IEEE/ACM Design Automation Conference*, pp. 231-236, June 1999.
229. Y. I. Ismail and E. G. Friedman, "Equivalent Elmore Delay for RLC Trees," *Proceedings of the IEEE/ACM Design Automation Conference*, pp. 715-720, June 1999.
230. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," *Proceedings of the IEEE/ACM Design Automation Conference*, pp. 721-724, June 1999.
231. R. M. Secareanu and E. G. Friedman, "A Universal CMOS Voltage Interface Circuit," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1.242-1.245, May 1999.
232. K. T. Tang and E. G. Friedman, "Peak Noise Prediction in Loosely Coupled Interconnect," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1.541-1.544, May 1999.
233. R. M. Secareanu and E. G. Friedman, "A High Precision CMOS Current Mirror/Divider," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2.314-2.317, May 1999.
234. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Signal Waveform Characterization in RLC Trees," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 6.190-6.193, May 1999.
235. Y. I. Ismail and E. G. Friedman, "Repeater Insertion in RLC Lines for Minimum Propagation Delay," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 6.404-6.407, May 1999.
236. R. M. Secareanu, I. S. Kourtev, J. Becerra, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "The Behavior of Digital Circuits under Substrate Noise in a Mixed-Signal Smart Power Environment," *Proceedings of the IEEE International Symposium on Power Semiconductor Devices and ICs*, pp. 253-256, May 1999.

237. K. T. Tang and E. G. Friedman, "Interconnect Coupling Noise in CMOS VLSI Circuits," *Proceedings of the ACM International Symposium on Physical Design*, pp. 48-53, April 1999.
238. E. G. Friedman, X. Liu, and M. C. Papaefthymiou, "Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits," *Proceedings of the Design Automation and Test in Europe (DATE) Conference*, pp. 643-649, March 1999.
239. R. M. Secareanu, I. S. Kourtev, J. Becerra, T. E. Watrobski, C. Morton, W. Staub, T. Tellier, and E. G. Friedman, "Noise Immunity of Digital Circuits in Mixed-Signal Smart Power Systems," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 314-317, February 1999.
240. Y. I. Ismail and E. G. Friedman, "Inductance Effects in RLC Trees," *Proceedings of the IEEE Great Lakes Symposium on VLSI*, pp. 56-59, February 1999.
241. K. T. Tang and E. G. Friedman, "Crosstalk Between Loosely Coupled Interconnect," *Proceedings of the IEEE 22nd Annual EDS/CAS Activities in Western New York Conference*, pp. 9-10, November 1998.
242. M. C. Papaefthymiou, E. G. Friedman, and X. Liu, "Retiming and Clock Scheduling for High-Performance Synchronous Circuits," *Proceedings of the Eighth International Workshop on Power and Timing Modeling, Optimization, and Simulation*, pp. 255-264, October 1998.
243. Y. I. Ismail and E. G. Friedman, "Optimum Repeater Insertion Based on CMOS Delay Model for On-Chip RLC Interconnect," *Proceedings of the IEEE International ASIC Conference*, pp. 369-373, September 1998.
244. R. M. Secareanu and E. G. Friedman, "A High Speed CMOS Buffer for Driving Large Capacitive Loads in Digital ASICs," *Proceedings of the IEEE International ASIC Conference*, pp. 365-368, September 1998.
245. V. Adler and E. G. Friedman, "Optimizing RC Tree Delay in High Speed ASICs Through Repeater Insertion," *Proceedings of the IEEE International ASIC Conference*, pp. 375-378, September 1998.
246. V. Adler and E. G. Friedman, "A Repeater Timing Model and Insertion Algorithm to Reduce Delay in RC Tree Structures," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 2.67-2.70, September 1998.
247. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Transient Power in CMOS Gates Driving LC Transmission Lines," *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, pp. 1.337-1.340, September 1998.
248. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Power Dissipated by CMOS Gates Driving Lossless Transmission Lines," *Proceedings of the IEEE International Symposium on Low Power Electronics and Design*, pp. 139-141, August 1998.
249. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 560-

565, June 1998.

250. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Performance Criteria for Evaluating the Importance of On-Chip Inductance," *Proceedings of the IEEE International Symposium on Circuits and Systems*, Vol. II, pp. 244-247, June 1998.
251. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Dynamic and Short-Circuit Power for CMOS Gates Driving Lossless Transmission Lines," *Proceedings of the IEEE 8<sup>th</sup> Great Lakes Symposium on VLSI*, pp. 39-44, February 1998.
252. I. S. Kourtev and E. G. Friedman, "Topological Synthesis of Clock Trees with Non-Zero Clock Skew," *Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems*, pp. 158-163, December 1997.
253. V. Adler and E. G. Friedman, "Repeater Insertion to Reduce Delay and Power in RC Tree Structures," *Proceedings of the Asilomar Conference on Signals, Systems, and Computers*, pp. 749-752, November 1997.
254. I. S. Kourtev and E. G. Friedman, "Topological Synthesis of Clock Trees for VLSI-Based DSP Systems," *Proceedings of the IEEE Workshop on Signal Processing Systems*, pp. 151-162, November 1997.
255. R. M. Secareanu and E. G. Friedman, "A CMOS Current Mirror/Divider for High Precision Applications," *Proceedings of the IEEE 21<sup>st</sup> Annual EDS/CAS Activities in Western New York Conference*, p. 11, November 1997.
256. I. S. Kourtev and E. G. Friedman, "The Automated Synthesis of High Performance Clock Distribution Networks," *Proceedings of the IEEE International Workshop on Clock Distribution Networks Design, Synthesis, and Analysis*, pp 11-12 (abstract), October 1997.
257. K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of Large RSFQ Digital Circuits," *Proceedings of the 6th International Superconductive Electronics Conference*, pp. 299-301, June 1997.
258. K. Gaj, E. G. Friedman, and M. J. Feldman, "Two-phase Clocking for Medium to Large RSFQ Circuits," *Proceedings of the 6th International Superconductive Electronics Conference*, pp. 302-304, June 1997.
259. I. S. Kourtev and E. G. Friedman, "Simultaneous Clock Scheduling and Buffered Clock Tree Synthesis," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1812-1815, June 1997.
260. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2148-2151, June 1997.
261. K. Gaj, E. G. Friedman, and M. J. Feldman, "Choice of the Optimum Timing Scheme for

RSFQ Digital Circuits," *Proceedings of the 5<sup>th</sup> International Workshop on High-Temperature Superconducting Electron Devices*, pp. 39-40, May 1997.

262. E. G. Friedman and J. H. Mulligan, Jr., "Ramp Input Response of RC Tree Network," *Proceedings of the IEEE ASIC Conference*, pp. 63-66, September 1996.

263. V. Adler and E. G. Friedman, "Timing and Power Models for CMOS Repeaters Driving Resistive Interconnect," *Proceedings of the IEEE ASIC Conference*, pp. 201-204, September 1996.

264. K. Gaj, C. H. Cheah, E. G. Friedman, and M. J. Feldman, "Optimal Clocking Design for Large RSFQ Circuits Using Verilog HDL," *Proceedings of the Applied Superconductivity Conference*, p. 148 (abstract), August 1996.

265. Q. P. Herr, N. Vukovic, C. Mancini, K. Gaj, Q. Ke, V. Adler, E. G. Friedman, A. Krasniewski, M. F. Bocko, and M. J. Feldman "Development and Testing of a Four-Bit RSFQ Multiplier-Accumulator," *Proceedings of the Applied Superconductivity Conference*, p. 149 (abstract), August 1996.

266. V. Adler, C. H. Cheah, K. Gaj, D. K. Brock, and E. G. Friedman, "A Cadence-Based Design Environment for Single Flux Quantum Circuits," *Proceedings of the Applied Superconductivity Conference*, p. 157 (abstract), August 1996.

267. E. G. Friedman, "Research in High Speed, Low Power Synchronous Digital and Mixed-Signal Systems," *Proceedings of the Workshop on Academic Electronics in New York State*, pp. 207-220, June 1996.

268. V. Adler and E. G. Friedman, "Delay and Power Expressions for Short-Channel CMOS Inverters Driving Resistive Interconnect," *Proceedings of the Workshop on Academic Electronics in New York State*, pp. 39-46, June 1996.

269. J. L. Neves and E. G. Friedman, "Optimal Clock Skew Scheduling Tolerant to Process Variations," *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 623-628, June 1996.

270. M. D. Hahm, E. G. Friedman, and E. L. Titlebaum, "Analog vs. Digital: A Comparison of Circuit Implementations for Low-Power Matched Filters," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 280-283, May 1996.

271. V. Adler and E. G. Friedman, "Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 101-104, May 1996.

272. B. S. Cherkauer and E. G. Friedman, "A Hybrid Radix-4/Radix-8 Low Power, High Speed Multiplier Architecture for Wide Bit Widths," *Proceedings of the IEEE Symposium on Circuits and Systems*, pp. 53-56, May 1996.

273. J. L. Neves and E. G. Friedman, "Reduced Sensitivity of Clock Skew Scheduling to Technology Variations," *Proceedings of the ACM/SIGDA Physical Design Workshop*, pp. 241-248,

April 1996.

274. M. Hahm, E. G. Friedman, and E. Titlebaum, "Receiver Power Issues Related to Matched Filter Implementation for Portable Wireless Communication Terminals," *Proceedings of the IEEE Wireless Communication System Symposium*, pp. 211-216, November 1995.

275. J. L. Neves and E. G. Friedman, "Buffered Clock Tree Synthesis with Optimal Clock Skew Scheduling for Reduced Sensitivity to Process Parameter Variations," *Proceedings of the TAU ACM/SIGDA International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems*, pp. 131-141, November 1995.

276. V. Adler and E. G. Friedman, "A Delay Expression for a Short-Channel CMOS Inverter Driving a Resistive-Capacitive Load," *Proceedings of the IEEE Nineteenth Annual Electron Devices Activities in Western New York Conference*, p. 18, November 1995.

277. J. L. Neves and E. G. Friedman, "Minimizing Power Dissipation in Non-Zero Skew-based Clock Distribution Networks," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1576-1579, May 1995.

278. T. Soyata, E. G. Friedman, and J. H. Mulligan, Jr., "Monotonicity Constraints on Path Delays for Efficient Retiming with Localized Clock Skew and Variable Register Delay," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1748-1751, May 1995.

279. E. G. Friedman, "Low Power versus High Speed: Can you have both?," *Proceedings of the IEEE/ACM Fifth Great Lakes Symposium on VLSI*, p. xv, March 1995.

280. T. Soyata and E. G. Friedman, "Retiming with Non-Zero Clock Skew, Variable Register, and Interconnect Delay," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 234-241, November 1994.

281. V. Adler and E. G. Friedman, "A Design Environment for Single Flux Quantum Circuits," *Proceedings of the IEEE Eighteenth Annual Electron Devices Activities in Western New York Conference*, p. 10, November 1994.

282. T. Soyata and E. G. Friedman, "Synchronous Performance and Reliability Improvement in Pipelined ASICs," *Proceedings of the IEEE ASIC Conference*, pp. 383-390, September 1994.

283. J. L. Neves and E. G. Friedman, "Synthesizing Distributed Buffer Clock Trees for High Performance ASICs," *Proceedings of the IEEE ASIC Conference*, pp. 126-129, September 1994.

284. B. S. Cherkauer and E. G. Friedman, "Tapered Buffers for Gate Array and Standard Cell Circuits," *Proceedings of the IEEE ASIC Conference*, pp. 96-99, September 1994.

285. B. S. Cherkauer and E. G. Friedman, "Design of Tapered Serial Chains for Reduced Delay and Power Dissipation," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp. 29-32, August 1994.

286. B. S. Cherkauer and E. G. Friedman, "A Design Methodology for Low Power, Reduced Area, Reliable CMOS Buffers," *Proceedings of the IEEE Midwest Symposium on Circuits and Systems*, pp.

11-14, August 1994.

287. J. L. Neves and E. G. Friedman, "Circuit Synthesis of Clock Distribution Networks based on Non-Zero Clock Skew," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 4.175-4.178, May/June 1994.

288. B. S. Cherkauer and E. G. Friedman, "Unification of Speed, Power, Area, and Reliability in CMOS Tapered Buffer Design," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 4.111-4.114, May/June 1994.

289. E. G. Friedman, S. M. Kang, E. A. Vittoz, D. J. Allstot, E. P. Harris, and R.-H. Yan, "From 100 Milliwatts/MIPS to 10 Microwatts/MIPS," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 4.1-4.6, May/June 1994.

290. J. L. Neves and E. G. Friedman, "Topological Design of Clock Distribution Networks based on Non-Zero Clock Skew Specifications," *Proceedings of the IEEE 36<sup>th</sup> Midwest Symposium on Circuits and Systems*, pp. 468-471, August 1993.

291. B. S. Cherkauer and E. G. Friedman, "The Effects of Channel Width Tapering on the Power Dissipation of Serially Connected MOSFETs," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 2110-2113, May 1993.

292. T. Soyata, E. G. Friedman, and J. H. Mulligan, Jr., "Integration of Clock Skew and Register Delays into a Retiming Algorithm," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 1483-1486, May 1993.

293. E. G. Friedman, "Clock Distribution Design in VLSI Circuits - an Overview," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 1475-1478, May 1993.

294. E. G. Friedman, "Minimum Latch Time and Metastable Onset in CMOS Bistable Registers," *Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems*, pp. 442-447, December 1992.

295. E. G. Friedman, "The Application of Localized Clock Distribution Design to Improving the Performance of Retimed Sequential Circuits," *Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems*, pp. 12-17, December 1992.

296. B. S. Cherkauer and E. G. Friedman, "Power Dissipation of Tapered Serially Connected MOSFETs," *Proceedings of the IEEE Sixteenth Annual Electron Devices Activities in Western New York Conference*, p. 11, November 1992.

297. E. G. Friedman, "The Limiting Performance of a CMOS Bistable Register Based on Waveform Considerations," *Proceedings of the IEEE 35<sup>th</sup> Midwest Symposium on Circuits and Systems*, pp. 130-133, August 1992.

298. (E.) G. Friedman and R. M. Lea, "Radiation-Hard Associative String Processors - a High Density Scalable SIMD Architecture," *Proceedings of the International Conference on Computing in*

*High Energy Physics '91*, Frontiers Science Series No. 3, Y. Watase and F. Abe (Eds.), Tokyo, Japan: Universal Academy Press, Inc., 1991, pp. 223-228.

299. G. A. Antcliffe, E. G. Friedman, J. R. Hall, and G. H. Hershman, "SOS/CMOS Technology for Space Applications," *Proceedings of Government Microcircuit Applications Conference*, pp. 157-159, November 1990.

300. W. L. Marking, S. R. Powell, R. R. Siviyy, W. S. Kephart, and E. G. Friedman, "A 150-MHz 1.25  $\mu\text{m}$  CMOS/SOS DSP Integrated Circuit," *Proceedings of IEEE SOS/SOI Technology Conference*, pp. 105-106, October 1989.

301. G. Yacoub and E. G. Friedman, "An Environment Sensitive Circuit Design Technique for Modeling VLSI Interconnect Impedances," *Proceedings of Government Microcircuit Applications Conference*, pp. 391-394, October 1987.

302. E. Friedman *et al.*, "A Signal Tracking Chip Utilizing a VHSIC CMOS/SOS Structured Custom Design Methodology," *Proceedings of Government Microcircuit Applications Conference*, pp. 217-222, November 1986.

303. E. Friedman, "A Partitionable Clock Distribution System for Sequential VLSI Circuits," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 743-746, May 1986.

304. E. Friedman, W. Marking, E. Iodice, and S. Powell, "Parameterized Buffer Cells Integrated into an Automated Layout System," *Proceedings of IEEE Custom Integrated Circuits Conference*, pp. 389-392, May 1985.

305. S. Powell, E. Iodice, and E. Friedman, "An Automated, Low Power, High Speed Complementary PLA Design System for VLSI Applications," *Proceedings of IEEE International Conference on Computer Design*, pp. 314-319, October 1984.

#### **Workshop/Conference Presentations**

1. E. Friedman, Keynote Presentation, "Compact Models of Magnetic Tunnel Junctions," MIND-MEM Manufacturing, Design, and Applications for Next Generation Memory Technologies, September 2017.

2. E. Friedman, "Compact Models of Magnetic Tunnel Junctions," Stephen and Sharon Seiden Frontiers in Engineering and Science Workshop: Beyond CMOS: From Devices to Systems, June 2017.

3. M. Kazemi, G. E. Rowlands, S. Shi, R. A. Buhrman, and E. G. Friedman, "All-Spin-Orbit Switching of Perpendicular Magnetization," 61st Annual Conference on Magnetism and Magnetic Materials, October/November 2016.

4. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. Weiser, "Memory Intensive Computing," Non-Volatile Memories Workshop (NVMW), March 2014.

5. E. G. Friedman, "Power Efficient Heterogeneous Integrated Systems," Keynote Presentation, Workshop on Energy Efficient Electronics and Applications," Lausanne, Switzerland, January 2014.

6. E. G. Friedman, "3-D Design Methodologies and Related Test Circuits," Keynote Presentation, Workshop on Research Projects Focusing on High Performance Computing, held in conjunction with the IEEE International Conference on Field Programmable Logic and Applications, Porto, Portugal, September 2013.
7. E. G. Friedman, "Distributed On-Chip Power Regulators and Decoupling Capacitors," ACRC Workshop on On-Chip Power Delivery and Power Management, Haifa, Israel, May 2013.
8. E. Friedman, "Efficient Power Delivery for Nanoscale Integrated Circuits," Keynote Presentation, The International Conference of the Israeli Semiconductor Industry (ChipEx 2013), Tel Aviv, April 2013.
9. E. G. Friedman, "Power Delivery in Nanoscale Heterogeneous Integrated Circuits," Keynote Presentation, IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Kaohsiung, Taiwan, December 5, 2012.
10. E. G. Friedman, "Distributed Regulator Design for Efficient On-Chip Energy," Workshop on Energy Efficient Electronics and Applications, Tel Aviv, Israel, November 13, 2012.
11. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristors-Based Logic," Mem-Co Workshop - Memristors for Computing, November 2012.
12. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristors-Based Circuits and Architectures," 2nd Technion Computer Engineering (TCE) Conference, June 2012.
13. S. Kose and E. G. Friedman, "Power Delivery in Heterogeneous Integrated Circuits," CAS-FEST, Seoul Korea, May 2012.
14. E. Friedman and R. Patel, "Spin Torque MTJ-Based Circuits for VLSI Applications," IEEE/ACRC Workshop on Memristors and Resistive Memory Devices and Applications in Computer Architecture and Brain-Inspired Systems, Technion - Israel Institute of Technology, Haifa, Israel March 2012.
15. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristors-Based Applications," 1st Technion Computer Engineering (TCE) Conference, June 2011.
16. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristors and Related Applications," The International Conference of the Israeli Semiconductor Industry (ChipEx 2011), Tel Aviv, May 2011.
17. I. Vaisband, S. Kose, I. Savidis, J. Rosenfeld, and E. G. Friedman, "On-Chip Power Delivery," CEIS University Technology Showcase, Rochester, New York, April 6, 2011.
18. E. G. Friedman, "Recent Research in 3-D Circuit Design and Related Test Circuits," Workshop on 3-Dimensional VLSI Circuits, Challenges & Opportunities, Technion - Israel Institute of Technology, Haifa, Israel, February 24, 2011.

19. E. G. Friedman, "3-D Design: Architectures, Methodologies, and Test Circuits," Tutorial Presentation, 2nd Design for 3D Silicon Integration Workshop, May 26, 2010.
20. B. Ciftcioglu, J. Xue, J. Hu, I. Savidis, S. Wang, M. Jain, A. Garg, J. Zhang, R. Berman, Z. Darling, M. Huang, E. Friedman, G. Wicks, D. Moore, and H. Wu, "3-D Integrated Intra-Chip Free-Space Optical Interconnect," IEEE International Solid-State Circuit Conference Student Research Forum, February 2010.
21. E. G. Friedman, "The Rochester Cube and Other 3-D Circuits for Clock and Power Delivery," 3-D Architectures for Semiconductor Integration and Packaging, December 10, 2009.
22. E. G. Friedman, "Design Challenges for High-Performance Three-Dimensional Circuits," Keynote Presentation, D43D: System Design for 3D Silicon Integration Workshop, Grenoble, France, June 18, 2009.
23. E. G. Friedman, "Design Challenges in High Performance Three-Dimensional Circuits," Keynote Presentation, ACM/IEEE Great Lakes Symposium on VLSI, Boston, Massachusetts, May 11, 2009.
24. "Interconnect-Based Design Challenges in High Performance Three-Dimensional Circuits," Keynote Presentation, VLSI - SOC, 16TH IFIP/IEEE International Conference on Very Large Scale Integration, Rhodes, Greece, October 13, 2008.
25. E. G. Friedman, "Three-Dimensional Integrated Circuits," Interconnection Networks Workshop, San Jose, California, July 22, 2008.
26. E. G. Friedman, "Physical Design Issues and Technology Trends in Networks-on-Chip," Invited Presentation, 2nd Workshop on Diagnostic Services in Network-on-Chips - Test, Debug, and On-Line Monitoring (DSNOC '08), in conjunction with the ACM/IEEE Design Automation Conference, Anaheim, California, June 9, 2008.
27. E. G. Friedman, "Research Challenges in High Performance VLSI/SoC Circuits and Systems," Keynote Presentation, TENCON, IEEE Region 10 Conference, Taipei, Taiwan, October 31, 2007.
28. E. G. Friedman, "Tech Transfer Incentives - A Successful CEIS Model," Frontiers in Optics, 90<sup>th</sup> OSA Annual Meeting, Rochester, New York, October 2006.
29. P. M. Fauchet, E. Friedman, D. Albonesi, M. Haurylau, H. Chen, J. Zhang, G. Chen, and N. Nelson, "A Roadmap for Silicon-based On-chip Optical Interconnects," Materials Research Society Symposium I: Silicon-Based Microphotonics, San Francisco, California, April 2006.
30. E. G. Friedman, "On-Chip Interconnect: The Past, Present, and Future," Workshop on Future Interconnects and Networks on Chip, in conjunction with the Design, Automation & Test in Europe Conference, Munich, Germany, March 2006.
31. E. G. Friedman, "Research and Technology Transfer in High Performance Integrated Circuit Design," Fourth Annual Microelectronics Design Conference, January 2005.

32. E. G. Friedman, "Research in High Performance Integrated Circuit Design," Third Annual New York State Conference on Microelectronics Design, January 2004.
33. E. G. Friedman, "High Performance Digital and Mixed-Signal Integrated Circuit Design," Second Annual New York State Conference on Microelectronics Design, January 2003.
34. E. G. Friedman, "High Performance VLSI/IC Design and Analysis Laboratory," First Annual New York State Conference on Microelectronics Design, January 2002.
35. E. G. Friedman, "Substrate Coupling and Interconnect Noise in Mixed-Signal and High-Speed Digital ICs," IEEE CAS Workshop on Mixed-Signal Integrated Circuit Design, Long Beach, California, December 1999.
36. E. Friedman and N. Bindal, "Challenges in Clock Distribution Networks," ACM International Symposium on Physical Design, Monterey, California, April 1999.
37. E. G. Friedman, "Designing a High Performance Digital Signal Processor," IEEE Physical Design Workshop on Module Generation and Silicon Compilation, May 1989.
38. E. G. Friedman, "A Hierarchical Design Technique for Minimizing Clock Skew in VLSI Circuits," IEEE Physical Design Conference, March 1986.
39. E. G. Friedman, W. Marking, E. Iodice, and S. Powell, "Generating Parameterized Cells Using Application Specific Feedback," (Invited Paper), IEEE Physical Design Workshop, January 1985.
40. E. G. Friedman, G. Yacoub, and S. Powell, "A Hierarchical VLSI Design System for Synthesizing CMOS/SOS Integrated Circuits," IEEE SOS/SOI Technology Workshop, October 1984.
41. E. G. Friedman and G. Yacoub, "A Two Level Metal, Software Compatible, CMOS/SOS Gate Array Family," IEEE SOS/SOI Technology Workshop, October 1983.

#### **Dissertation**

E. G. Friedman, *Performance Limitations in Synchronous Digital Systems*, University of California, Irvine, California, June 1989. Abstract published in *Dissertations Abstracts International*, Volume 50, Number 7, pp. 3067-B, January 1990. Advisor: Professor James H. Mulligan, Jr.

#### **Patents**

1. E. Friedman, I. Richter, X. Guo, M. Kazemi, K. Pas, R. Patel, E Ipek, and J. Liu, " Resistive Memory Accelerator," United States Patent, No. 10,297,315 B2, May 21, 2019.
2. E. Friedman, I. Richter, X. Guo, M. Kazemi, K. Pas, R. Patel, E Ipek, and J. Liu, " Resistive Memory Accelerator," United States Patent, No. 10,261,977 B2, April 16, 2019.
3. M. Kazemi, E. Ipek, and E. Friedman, " Switching of Perpendicularly Magnetized Nanomagnets with Spin-Orbit Torques in the Absence of External Magnetic Fields," United States Patent, No. US 2018/0350498 A1, December 6, 2018.

4. E. Friedman, I. Richter, X. Guo, M. Kazemi, K. Pas, R. Patel, E Ipek, and J. Liu, " Resistive Memory Accelerator," United States Patent, No. US 9,847,125 B2, December 19, 2017.
5. I. Vaisband and E. G. Friedman, " "Heterogeneous Method for Energy Efficient Distribution of On-Chip Power Supplies and Power Network On-Chip System for Scalable Power Delivery," United States Patent, No. 9,785,161, October 10, 2017.
6. A. Kolodny, S. Kvatinsky, R. Patel, and E. Friedman," Multistate Register having a Flip Flop and Multiple Memristive Devices, United States Patent, No. 9,659,650, May 23, 2017.
7. S. Kose and E. G. Friedman, "Digitally Controlled Wide Range Pulse Width Modulator," United States Patent, No. 9,007,140, April 14, 2015.
8. A. Morgenshtein, R. Ginosar, A. Kolodny, and E. G. Friedman, "Logic Circuit Delay Optimization," United States Patent, No. 8,225,265, July 17, 2012.
9. E. G. Friedman and G. Chen, "Transient Response of a Distributed RLC Interconnect based on Direct Pole Extraction," United States Patent, No. 7,818,149 B2, October 19, 2010.
10. M. Popovich and E. G. Friedman, "Method for Effective Placement of On-Chip Decoupling Capacitors Determined by Maximum Effective Radii," United States Patent, No. 7,802,220, September 21, 2010.
11. M. Popovich, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, " Method and Apparatus to Reduce Noise Fluctuation in On-Chip Power Distribution Networks," United States Patent, No. 7,595,679 B1, September 29, 2009.
12. V. Kursun and E. G. Friedman, "Domino Logic with Variable Threshold Voltage Keeper," United States Patent, No. 7,388,399, June 17, 2008.
13. V. Kursun and E. G. Friedman, "Domino Logic with Variable Threshold Voltage Keeper," United States Patent, No. 7,218,151, May 15, 2007.
14. J. Rosenfeld, M. Kozak, and E. G. Friedman, "High-gain, Bulk-driven Operational Amplifiers for System-on-chip Applications," United States Patent, No. 7,088,178, August 8, 2006.
15. V. Kursun and E. G. Friedman, "Dual Threshold Voltage and Low Swing Domino Logic Circuits," United States Patent, No. 6,900,666, May 31, 2005.
16. Y. Ismail and E. G. Friedman, "Model for Simulating Tree Structured VLSI Interconnect," United States Patent, No. 6,460,165, October 1, 2002.
17. E. G. Friedman and R. M. Secareanu, "Digital CMOS Voltage Interface Circuits," United States Patent, No. 6,366,127, April 2, 2002.
18. E. G. Friedman and R. M. Secareanu, "Current Mirror and/or Divider Circuits with Dynamic Current Control which are Useful in Applications for Providing Series or Reference Currents, Sub-

traction, Summation and Comparison," United States Patent, No. 6,166,590, December 26, 2000.

19. E. G. Friedman and R. M. Secareanu, "Digital Buffer Circuits," United States Patent, No. 6,963,174, December 19, 2000.

### **Professional Status Reports**

1. E. G. Friedman, "3-D Integration Impact and Challenges," *Circuit Cellar*, Issue 284, p. 80, March 2014.

2. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "The Desired Memristor for Circuit Designers," *IEEE Circuits and Systems Magazine*, Volume 13, Number 2, pp. 17-22, Second Quarter 2013.

3. "La 3D Révolutionne le Monde des Microprocesseurs," *Science & Vie*, No. 1094, p. 52, November 2008.

4. "3-D Computer Processor: 'Rochester Cube' Points Way To More Powerful Chip Designs," *Science Daily*, September 17, 2008.

5. S. Srinivasan and E. G. Friedman, "System Synchronization Styles and Trends," *EE Times Online*, March 6, 2006.

6. E. G. Friedman, "What are Clock Distribution Networks?," *ACM/SIGDA E-Newsletter*, Vol. 35, No. 23, December 1, 2005, Online archive: <http://www.sigda.org/newsletter>. Also in Wikipedia, under Clock Distribution Networks, [http://en.wikipedia.org/wiki/Clock\\_Distribution\\_Networks](http://en.wikipedia.org/wiki/Clock_Distribution_Networks).

7. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits: A Summary," *IEEE Circuits and Systems Magazine*, Volume 3, Number 3, pp. 24-28, First Quarter 2003.

8. E. G. Friedman, "Editorial," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 10, No. 6, pp. 681-682, December 2002.

9. E. G. Friedman and W. Wolf, "Upcoming Changes to TVLSI," *IEEE Circuits and Systems Society Newsletter*, Volume 10, Number 4, p. 47, December 1999.

10. E. G. Friedman, "On-Chip Interconnect Noise in Deep Submicrometer CMOS Integrated Circuits," *IEEE Circuits and Systems Society Newsletter*, Volume 10, Number 3, pp. 16-21, 29, September/October 1999.

11. E. G. Friedman, "Committee Report VLSI Systems and Applications Technical Committee," *IEEE Circuits and Systems Society Newsletter*, Volume 8, Number 3, pp. 13,16, September 1997.

12. E. Friedman, "ED Rochester Chapter," *IEEE Electron Devices Society Newsletter*, Vol. 3, No. 1, pp. 11-12, January 1996. Also, "Chapter Report Electron Device Society - Progress Report for 1995," *The Rochester Engineer*, p. 12, March 1996.

May 31, 2019